Telling Your Secrets Without Page Faults:

Stealthy Page Table-Based Attacks on Enclaved Execution

Jo Van Bulck [1] Nico Weichbrodt [2] Rüdiger Kapitza [2]
Frank Piessens [1] Raoul Strackx [1]

[1]imec-DistriNet, KU Leuven [2]IBR DS, TU Braunschweig

September 28, 2017

Road Map

thehackernews.com/2015/10/windows-patch-update.html

thehackernews.com/2017/06/cia-linux-hacking-tool-malware.html



thehackernews.com/2016/10/linux-kernel-exploit.html

thehackernews.com/2015/04/rootpipe-mac-os-x-vulnerability.html

Motivation: Application Attack Surface



Layered architecture → large **trusted computing base**

Motivation: Application Attack Surface



Intel SGX promise: hardware-level **isolation and attestation**

Motivation: Application Attack Surface



Untrusted OS $\rightarrow$ new class of powerful **side-channels**

Road Map

How Enclave Accesses are Enforced



Costan et al. "Intel SGX explained", IACR 2016 [CD16]

How Enclave Accesses are Enforced

Note: Untrusted OS controls *virtual-to-physical mapping*



Costan et al. "Intel SGX explained", IACR 2016 [CD16]

How Enclave Accesses are Enforced



How Enclave Accesses are Enforced

Note: Additional checks *after* address translation



Page Faults as a Side-Channel



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

$\Rightarrow$ *Page fault traces leak private control flow/data accesses*

Page Faults as a Side-Channel



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

$\Rightarrow$ *Low-noise, single-run exploitation of legacy applications*

Current Solutions: Hiding Enclave Page Faults



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017 [SLKP17]

Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016 [SCNS16]

Current Solutions: Hiding Enclave Page Faults



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017 [SLKP17]

Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016 [SCNS16]

Current Solutions: Hiding Enclave Page Faults



Defenses do not hold when attacker learns page accesses without triggering faults!

Current Solutions: Hiding Enclave Page Faults



Defenses do not hold when attacker learns page accesses without triggering faults!

Road Map

SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!

2. Attack vector: Unprotected **page table memory**:
   - Cached as regular data
   - Accessed during address translation



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!

2. Attack vector: Unprotected **page table memory**:
   - Cached as regular data
   - Accessed during address translation

   ⇝ Flush+Reload cache timing attack!

```
void inc_secret( void )
{
   if (secret)
      *a += 1;
   else
      *b += 1;
}
```



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!

2. Attack vector: Unprotected **page table memory**:
   - Cached as regular data
   - Accessed during address translation

   ⇝ Flush+Reload cache timing attack!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!

2. Attack vector: Unprotected **page table memory**:
   - Cached as regular data
   - Accessed during address translation

   ⇝ Flush+Reload cache timing attack!



SGX Side-Channel Leakage: Page Table Entries

1. Attack vector: PTE **status flags**:
   - A(ccessed) bit
   - D(irty) bit

   ⇝ Also updated in enclave mode!

2. Attack vector: Unprotected **page table memory**:
   - Cached as regular data
   - Accessed during address translation

   ⇝ Flush+Reload cache timing attack!

```
void inc_secret( void )
{
   if (secret)
      *a += 1;
   else
      *b += 1;
}
```



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access

   ⇝ Monitor PTEs from concurrent **spy thread**



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access

   ⇝ Monitor PTEs from concurrent **spy thread**

2. Challenge: Translation Lookaside Buffer (TLB)



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access
   ⇝ Monitor PTEs from concurrent **spy thread**
2. Challenge: Translation Lookaside Buffer (TLB)
   ⇝ Directed **Inter-Processor Interrupt**



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access
   ⇝ Monitor PTEs from concurrent **spy thread**
2. Challenge: Translation Lookaside Buffer (TLB)
   ⇝ Directed **Inter-Processor Interrupt**
3. Challenge: Temporal resolution (IPI latency)



#PF-Less Challenges: Monitoring Repeated Accesses

1. Challenge: No #PF on memory access
   ⇝ Monitor PTEs from concurrent **spy thread**
2. Challenge: Translation Lookaside Buffer (TLB)
   ⇝ Directed **Inter-Processor Interrupt**
3. Challenge: Temporal resolution (IPI latency)
   ⇝ Precise **Flush+Flush** technique



PTE Flush+Flush: A High-Resolution, Low-Latency Channel

Resolution Challenge

$\exists$ access **detection latency** $\leftrightarrow$ #PF-attacks

PTE Flush+Flush: A High-Resolution, Low-Latency Channel

Resolution Challenge

$\exists$ access **detection latency** $\leftrightarrow$ #PF-attacks

Interrupt granularity:

☹ A/D monitoring: $\sim$ 430 `nop` / $\sim$ 175 `add`

PTE Flush+Flush: A High-Resolution, Low-Latency Channel

Resolution Challenge

$\exists$ access **detection latency** $\leftrightarrow$ #PF-attacks

Interrupt granularity:

- ☹ A/D monitoring: $\sim$ 430 `nop` / $\sim$ 175 `add`
- ☹ Flush+Reload: might miss victim access (TLB!)



PTE Flush+Flush: A High-Resolution, Low-Latency Channel

Resolution Challenge

$\exists$ access **detection latency** $\leftrightarrow$ #PF-attacks

Interrupt granularity:

- ☹ A/D monitoring: $\sim$ 430 `nop` / $\sim$ 175 `add`
- ☹ Flush+Reload: might miss victim access (TLB!)
- ☺ Flush+Flush: `clflush` completes earlier for uncached data



Gruss et al. "Flush+Flush: a fast and stealthy cache attack", DIMVA 2016 [GMWM16]

PTE Flush+Flush: A High-Resolution, Low-Latency Channel

Resolution Challenge

$\exists$ access **detection latency** $\leftrightarrow$ #PF-attacks

Interrupt granularity:

- ☹ A/D monitoring: $\sim$ 430 `nop` / $\sim$ 175 `add`
- ☹ Flush+Reload: might miss victim access (TLB!)
- ☺ Flush+Flush: interrupt *within trigger instruction* ($> 99.8\%$)



Attacking Libgcrypt EdDSA

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

Attacking Libgcrypt EdDSA

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

Attacking Libgcrypt EdDSA

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

EdDSA secret scalar *not* stored in "secure memory" !

Attacking Libgcrypt EdDSA

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

Secret-dependent control flow

Attacking Libgcrypt EdDSA: A/D Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

22 Code pages per iteration

Memory layout



Attacking Libgcrypt EdDSA: A/D Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```



Attacking Libgcrypt EdDSA: A/D Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

INTERRUPT

Memory layout



Attacking Libgcrypt EdDSA: A/D Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```



Attacking Libgcrypt EdDSA: A/D Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

RESUME

Full 512-bit key recovery, single run

Memory layout



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

22 Code pages per iteration

Memory layout



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {                    INTERRUPT
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

Memory layout



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```



Attacking Libgcrypt EdDSA: Cache-Only Channel

```
1  if (mpi_is_secure (scalar)) {
2      /* If SCALAR is in secure memory we assume that it is the
3         secret key we use constant time operation. */
4      point_init (&tmppnt);
5
6      for (j=nbits-1; j >= 0; j--) {
7          _gcry_mpi_ec_dup_point (result, result, ctx);
8          _gcry_mpi_ec_add_points (&tmppnt, result, point, ctx);
9          point_swap_cond (result, &tmppnt, mpi_test_bit (scalar, j), ctx);
10     }
11     point_free (&tmppnt);
12 } else {
13     for (j=nbits-1; j >= 0; j--) {
14         _gcry_mpi_ec_dup_point (result, result, ctx);
15         if (mpi_test_bit (scalar, j))
16             _gcry_mpi_ec_add_points (result, result, point, ctx);
17     }
18 }
```

Regex pattern match -> 485/512-bit recovery, single-run



Road Map

SGX-Step: Executing Enclaves One Instruction at a Time

User space APIC timer configuration and page table tracking:



Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

SGX-Step: Increasing the Resolution of Page Table Attacks

strlen loop

Note: page fault-driven attacks cannot make progress

```
1 size_t strlen (char *str)
2 {
3   char *s;
4
5   for (s = str; *s; ++s);
6   return (s - str);
7 }
```

Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

SGX-Step: Increasing the Resolution of Page Table Attacks

`strlen` loop

Note: page fault-driven attacks cannot make progress



Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

SGX-Step: Increasing the Resolution of Page Table Attacks

`strlen` loop

Note: page fault-driven attacks cannot make progress



Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

SGX-Step: Increasing the Resolution of Page Table Attacks

`strlen` loop

Note: page fault-driven attacks cannot make progress



Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

SGX-Step: Increasing the Resolution of Page Table Attacks

Intel SGX Developer Guide [Int17]

"aligning specific code and data blocks to exist entirely within a single page"



Van Bulck et al. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017 [VBPS17]

Road Map

Conclusion

Take-Away Message

Enclave memory accesses can be learned *without* triggering page faults.

Conclusion

Take-Away Message

Enclave memory accesses can be learned *without* triggering page faults.

⇒ Do not focus on attack **side-effects** (faults, frequent enclave preemptions)

Conclusion

Take-Away Message

Enclave memory accesses can be learned *without* triggering page faults.

⇒ Do not focus on attack **side-effects** (faults, frequent enclave preemptions)

⇒ Address **root causes of information leakage:**

- Unprotected page table memory (Sanctum [CLD16])
- Secret-dependent control flow/data access (Libgcrypt patch)

Thank you! Questions?

https://github.com/jovanbulck/sgx-pte

References I

V. Costan and S. Devadas.
Intel SGX explained.
Technical report, Computer Science and Artificial Intelligence Laboratory MIT, 2016.
https://eprint.iacr.org/2016/086.pdf.

V. Costan, I. Lebedev, and S. Devadas.
Sanctum: Minimal hardware extensions for strong software isolation.
In *25th USENIX Security Symposium*, pp. 857–874. USENIX Association, 2016.

D. Gruss, C. Maurice, K. Wagner, and S. Mangard.
Flush+flush: A fast and stealthy cache attack.
In *Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA)*, 2016.

Intel Corporation.
Intel software guard extensions developer guide: protection from side-channel attacks, June 2017.
https://software.intel.com/en-us/node/703016.

S. Shinde, Z. L. Chua, V. Narayanan, and P. Saxena.
Preventing page faults from telling your secrets.
In *Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security (ASIA CCS)*, pp. 317–328. ACM, 2016.

M.-W. Shih, S. Lee, T. Kim, and M. Peinado.
T-SGX: Eradicating Controlled-Channel Attacks Against Enclave Programs.
In *24th Annual Network and Distributed System Security Symposium (NDSS)*, 2017.

References II

C.-C. Tsai, D. E. Porter, and M. Vij.
Graphene-SGX: A practical library OS for unmodified applications on SGX.
In *2017 USENIX Annual Technical Conference (USENIX ATC)*. USENIX Association, 2017.

J. Van Bulck, F. Piessens, and R. Strackx.
SGX-Step: A practical attack framework for precise enclave execution control.
In *Proceedings of the 2nd Workshop on System Software for Trusted Execution (SysTEX '17)*. ACM, October 2017.
(to appear).

J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx.
Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.
In *Proceedings of the 26th USENIX Security Symposium*. USENIX Association, August 2017.

Y. Xu, W. Cui, and M. Peinado.
Controlled-channel attacks: Deterministic side channels for untrusted operating systems.
In *2015 IEEE Symposium on Security and Privacy*, pp. 640–656. IEEE, 2015.

IPI Latency Microbenchmarks

Table: IPI latency in terms of the number of instructions executed by the victim after accessing the trigger page.

	Accessed		Flush+Flush		
Experiment	**Mean**	σ	**Mean**	σ	**Zero %**
`nop`	431.70	34.11	0.65	17.65	99.84
`add register`	176.30	14.60	0.15	6.18	99.94
`add memory`	32.45	2.79	0.06	1.92	99.88
`nop nocache`	0.02	0.39	–	–	–

Putting it All Together: Inferring Page Access Patterns

Re-usable attack framework: Graphene-SGX [TPV17]

- Explicitly monitor **trigger page(s)**
- Capture max info in **page sets** $\leftrightarrow$ #PF-sequences
- Offline analysis: extract **access patterns**

$\Rightarrow$ overcome measurement *noise/ latency/ granularity*



Proposed Solutions: Hiding Enclave Page Faults

Contractual execution (prototype hardware): [SCNS16]

1. Inform memory requirements
2. Page fault = contract violation
3. CPU delivers fault directly to enclave



Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016. [SCNS16]

Proposed Solutions: Hiding Enclave Page Faults

T-SGX (Intel x86 compatible): [SLKP17]

1. Wrap enclave code in TSX transactions
2. In-enclave transaction abort handler for page faults



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017. [SLKP17]