Microarchitectural Side-Channel Attacks for Untrusted Operating Systems

Jo Van Bulck

LSDS seminar, Imperial College London (online), October 29, 2020

☆ imec-DistriNet, KU Leuven ⊠ jo.vanbulck@cs.kuleuven.be ¥ jovanbulck



- Trusted computing across the system stack: hardware, compiler, OS, apps
- Integrated attack-defense perspective and open-source prototypes



Transient-execution attacks

Side-channel attacks

Sancus TEE processor

~40 years of computer security research in one picture



Secure program: convert all input to expected output



Buffer overflow vulnerabilities: trigger *unexpected behavior*



Safe languages & formal verification: preserve expected behavior



Side-channels: observe *side-effects* of the computation



Constant-time code: eliminate *secret-dependent* side-effects



A vulnerable example program and its constant-time equivalent





Overall execution time reveals correctness of individual password bytes!

 \rightarrow reduce brute-force attack from an exponential to a linear effort. . .

A vulnerable example program and its constant-time equivalent





Overall execution time reveals correctness of individual password bytes!

 \rightarrow reduce brute-force attack from an exponential to a linear effort. . .

A vulnerable example program and its constant-time equivalent

```
1void check_pwd(char *input)
2{
3    for (int i=0; i < PWD_LEN; i++)
4         if (input[i] != pwd[i])
5             return 0;
6
7         return 1;
8}</pre>
```

```
1 void check_pwd(char *input)
2 {
3     int rv = 0x0;
4     for (int i=0; i < PWD_LEN; i++)
5         rv |= input[i] ^ pwd[i];
6
7     return (result == 0);
8}</pre>
```

Rewrite program such that execution time does not depend on secrets

 \rightarrow manual, error-prone solution; side channels are likely here to stay...



What's inside the black box?



https://informationisbeautiful.net/visualizations/million-lines-of-code/

Enclaved execution: Reducing attack surface



Traditional layered designs: large trusted computing base

Enclaved execution: Reducing attack surface



Intel SGX promise: hardware-level isolation and attestation



Game-changer: Untrusted OS \rightarrow new class of powerful side channels!



Game-changer: Untrusted OS \rightarrow new class of powerful side channels!

Xu et al. "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", IEEE S&P 2015



Game-changer: Untrusted OS \rightarrow new class of powerful side channels!

Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018



Game-changer: Untrusted OS \rightarrow new class of powerful side channels!

Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018

Evolution of "side-channel attack" occurrences in Google Scholar



Based on github.com/Pold87/academic-keyword-occurrence and xkcd.com/1938/

Side-channel attacks and trusted computing



Based on github.com/Pold87/academic-keyword-occurrence and xkcd.com/1938/

Side-channel attacks and trusted computing (focus of today)



Based on github.com/Pold87/academic-keyword-occurrence and xkcd.com/1938/





Enclave adversary model



Abuse privileged operating system powers

 \rightarrow unexpected "bottom-up" attack vectors



Privileged adversary idea #1



Page tables as a side channel?

The virtual memory abstraction



Costan et al. "Intel SGX explained", IACR 2016



• SGX machinery protects against direct address remapping attacks



- SGX machinery protects against direct address remapping attacks
- ... but untrusted address translation may fault during enclaved execution (!)

Page faults as a side channel



- SGX machinery protects against direct address remapping attacks
- ... but untrusted address translation may fault during enclaved execution (!)
- \Rightarrow Page fault traces leak private control/data flow



1. Revoke access rights on *unprotected* enclave page table entry



- 1. Revoke access rights on *unprotected* enclave page table entry
- 2. Enter victim enclave



- 1. Revoke access rights on *unprotected* enclave page table entry
- 2. Enter victim enclave
- 3. Secret-dependent data memory access
 - $\, \rightsquigarrow \,$ Processor reads page table setup by *untrusted* OS



- 1. Revoke access rights on *unprotected* enclave page table entry
- 2. Enter victim enclave
- 3. Secret-dependent data memory access
 - $\rightsquigarrow\,$ Processor reads page table setup by untrusted OS
- 4. Virtual address not present \rightarrow raise page fault
 - → Processor exits enclave and vectors to untrusted OS



- 1. Revoke access rights on *unprotected* enclave page table entry
- 2. Enter victim enclave
- 3. Secret-dependent data memory access
 - \rightsquigarrow Processor reads page table setup by untrusted OS
- 4. Virtual address not present \rightarrow raise page fault
 - \rightsquigarrow Processor exits enclave and <u>vectors to untrusted OS</u>
- 5. Restore access rights and resume victim enclave


Page table-based attacks in practice



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015

\Rightarrow Low-noise, single-run exploitation of legacy applications

Page table-based attacks in practice



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015

... but at a relative coarse-grained 4 KiB granularity



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017

Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016



... But stealthy attacker can still learn page accesses without triggering faults!

4.8 ACCESSED AND DIRTY FLAGS

For any paging-structure entry that is used during linear-address translation, bit 5 is the **accessed** flag.² For paging-structure entries that map a page (as opposed to referencing another paging structure), bit 6 is the **dirty** flag. These flags are provided for use by memory-management software to manage the transfer of pages and paging structures into and out of physical memory.

Whenever the processor uses a paging-structure entry as part of linear-address translation, it sets the accessed flag in that entry (if it is not already set).

Whenever there is a write to a linear address, the processor sets the dirty flag (if it is not already set) in the pagingstructure entry that identifies the final physical address for the linear address (either a PTE or a paging-structure entry in which the PS flag is 1).

CAN'T SEE PAGE FAULTS THEY SAID

BUT WE CAN SPY ON PAGE TABLE MEMORY

imgflip.com

Telling your secrets without page faults

- 1. Attack vector: PTE status flags:
 - A(ccessed) bit
 - D(irty) bit
 - → Also updated in <u>enclave mode</u>!



Telling your secrets without page faults

- 1. Attack vector: PTE status flags:
 - A(ccessed) bit
 - D(irty) bit
 - → Also updated in <u>enclave mode</u>!
- 2. Attack vector: Unprotected page table memory:
 - Cached as regular data
 - Accessed during address translation
 - → Flush+Reload cache timing attack!



Metadata analysis: Page-table access patterns

Page 32 of 32 File: /media/DATA/Documents/sgx/sgx...cc/logs/gdb page trace one.txt 0x7ffff7ba1000 < gcry mpih submul 1> 0x7ffff7b9c000 20 < gcrv mpih divrem+366> < acry mpi tdiv gr+374> 0x7ffff7b98000 TRQ < gcry mpih rshift> 0x7ffff7ba1000 < gcry mpi tdiv gr+579> $0 \times 7 f f f f 7 b 98000$ < gcry mpi free limb space> 0x7ffff7b9e000 x7ffff7b03000 < gcrv free> 0x7ffff7aff000 < errno location@plt> NT.27 0x7ffff774e000 < GI errno location> < gcrv free+19> 0x7ffff7b03000 < gcry private free> 0x7ffff7b08000 <free@plt> 0x7ffff7aff000 < GI libc free> ff77ad000 < int free> 0x7ffff77b1000 < GI libc free+76> 0x7ffff7b03000-< gcry free+77> Actesset 0x7ffff7aff000 <qpg err set errno@plt> <qpg err set errno> # 0x7ffff7524000 SGPGERR < aba err set errno> 0x7ffff774e000 < GI errno location> 0x7ffff751b000 < qpg err set errno+8> < gcry mpi tdiv gr+500> 0x7ffff7b98000 26 78974 < gcry mpi ec mul point+1081> 0x7ffff7ba0000 < acry mpi test bit> ONE <7 ZERO < gcry mpi ec mul point+1092> 0x7ffff7ba0000 (5) FBAO 0x7ffff7b9e000 176_point set> 0x7ffff7ba0000 < gcry mpi ec mul point+11115 NONT











Privileged adversary idea #2



Interrupts as a side channel?

Elementary CPU behavior: stored program computer



Back to basics: Fetch-decode-execute

Interrupts: asynchronous real-world events, handled on instruction retirement



Back to basics: Fetch-decode-execute

Timing leak: IRQ response time depends on current instruction(!)



Wait a cycle: Interrupt latency as a side channel



TIMING LEAKS

EVERYWHERE

imgflip.com

Attacking a Sancus application with interrupt latency



Attacking a Sancus application with interrupt latency

Driver enclave: 16-bit vector indicates which keys are down



Attacking a Sancus application with interrupt latency





Sancus IRQ timing attack: Inferring key strokes



Enclave x-ray: Start-to-end trace enclaved execution

Sancus IRQ timing attack: Inferring key strokes



Enclave x-ray: Keymap bit traversal (ground truth)

Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018

Sancus IRQ timing attack: Inferring key strokes



Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018

Does this also work for Intel SGX enclaves?





Copyright, 1878, by MUYBRIDGE.



Challenge: we need a very precise timer interrupt:

- ③ x86 hardware *debug features* disabled in enclave mode
- ☺ ... but we have *root access!*

Challenge: we need a very precise timer interrupt:

- © x86 hardware *debug features* disabled in enclave mode
- ☺ ... but we have *root access!*
- ⇒ Setup user-space virtual **memory mappings** for x86 APIC

```
jo@sgx-laptop:~$ cat /proc/iomem | grep "Local APIC"
fee00000-fee00fff : Local APIC
jo@sgx-laptop:~$ sudo devmem2 0xFEE00030 h
/dev/mem opened.
Memory mapped at address 0x7f37dc187000.
Value at address 0xFEE00030 (0x7f37dc187030): 0x15
jo@sgx-laptop:~$ []
```



https://github.com/jovanbulck/sgx-step

O Watch 22 ☆ Star 245 % Fork 52
 Star 245 % Fork 52
 Star 5
 Star 52
 Star 52

Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017










SGX-Step: Executing enclaves one instruction at a time



SGX-Step: Executing enclaves one instruction at a time



Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017

Intel SGX Nemesis microbenchmarks: Measuring x86 cache misses







Instruction (interrupt number)

Enclave x-ray: Spotting high-latency instructions



Instruction (interrupt number)



Instruction (interrupt number)









Interrupt (instruction number)



Interrupt (instruction number)

			AF	PIC	PTE			Desc			
Yr	Attack	Temporal resolution	IRQ	181	#PF	A D	PPN	GDT	IDT	D	rv
'15	Ctrl channel	~ Page	0	0	٠	0	0	0	٠	1	4
'16	AsyncShock	~ Page	0	0	٠	0	0	0	0	_	۵
'17	CacheZoom	<mark>≯</mark> > 1	٠	0	0	0	0	0	0	1	Δ
'17	Hahnel et al.	× 0 − > 1	٠	$^{\circ}$	0	0	0	0	٠	1	
'17	BranchShadow	🗡 5 - 50	٠	$^{\circ}$	0	0	0	0	0	×	Δ
'17	Stealthy PTE	~ Page	0	•	0	٠	0	0	٠	1	Δ
'17	DarkROP	~ Page	0	0	٠	0	0	0	0	1	Δ
'17	SGX-Step	✓ 0 - 1	٠	0	٠	٠	0	0	0	1	-
'18	Off-limits	✓ 0 - 1	٠	0	٠	0	0	•	0	1	-
'18	Single-trace RSA	~ Page	0	0	٠	0	0	0	0	1	-
'18	Foreshadow	✓ 0 - 1	٠	0	٠	0	•	0	0	1	-#
'18	SgxPectre	~ Page	0	0	٠	0	0	0	0	1	۵
'18	CacheQuote	<mark>×</mark> > 1	۲	0	0	0	0	0	0	1	Δ
'18	SGXlinger	<mark>≯</mark> > 1	٠	0	0	0	0	0	0	×	۵
'18	Nemesis	✓ 1	٠	0	٠	٠	0	0	٠	1	-

			AF	PIC		РТЕ		De	esc	
Yr	Attack	Temporal resolution	1RQ	·1P1	#PF	AlD	PPN4	GDT	IDT	Drv
'19	Spoiler	✓ 1	٠	0	0	٠	0	0	٠	1-5
'19	ZombieLoad	✓ 0 - 1	٠	\circ	•	٠	0	0	٠	1-1
'19	Tale of 2 worlds	✓ 1	٠	\circ	٠	٠	\circ	0	٠	1-1
'19	MicroScope	~ 0 - Page	0	$^{\circ}$	٠	0	0	0	0	X \Lambda
'20	Bluethunder	✓ 1	٠	0	0	0	0	0	٠	1-1
'20	Big troubles	~ Page	0	0	٠	0	0	0	0	1-1
'20	Viral primitive	✓ 1	٠	0	•	٠	0	0	٠	1-1
'20	CopyCat	✓ 1	٠	0	•	٠	0	0	٠	1-1
'20	LVI	✓ 1	•	0	•	٠	•	0	٠	1-1
'20	A to Z	~ Page	0	\circ	٠	0	0	0	0	1 -
'20	Frontal	✓ 1	٠	\circ	٠	٠	\circ	0	۲	1-1
'20	CrossTalk	✓ 1	٠	\circ	٠	0	\circ	0	۲	1-11
'20	Online template	~ Page	0	0	٠	0	0	0	0	1-5
'20	Déjà Vu NSS	~ Page	0	0	٠	0	0	0	0	1-5

Demo: building a deterministic password oracle with SGX-Step

```
[idt.c] DTR.base=0xfffffe000000000/size=4095 (256 entries)
[idt.c] established user space IDT mapping at 0x7f7ff8e9a000
[idt.c] installed asm IRO handler at 10:0x56312d19b000
[idt.c] IDT[ 45] @0x7f7ff8e9a2d0 = 0x56312d19b000 (sea sel 0x10): p=1: dpl=3: type=14: ist=0
[file.c] reading buffer from '/dev/cpu/1/msr' (size=8)
[apic.c] established local memory mapping for APIC BASE=0xfee00000 at 0x7f7ff8e99000
[apic.c] APIC ID=2000000: LVTT=400ec: TDCR=0
[apic.c] APIC timer one-shot mode with division 2 (lvtt=2d/tdcr=0)
[main.c] recovering password length
                               [attacker] steps=15; guess='******'
[attacker] found pwd len = 6
[main.c] recovering password bytes
[attacker] steps=35; guess='SECRET' --> SUCCESS
[apic.c] Restored APIC LVTT=400ec/TDCR=0)
[file.c] writing buffer to '/dev/cpu/1/msr' (size=8)
[main.c] all done; counted 2260/2183 IRQs (AEP/IDT)
io@breuer:~/sqx-step-demo$
```

Privileged adversary idea #3



Page tables revisited: transient execution?



Outline: Transient-execution attacks



E PHANTOM TROLLEY ISN'T PPOSED TO TOUCH ANYONE. IT TURNS OUT YOU CAN ILL USE IT TO DO STUFF. ND IT CAN DRIVE IROUGH WALLS.



Transient-execution attacks: Welcome to the world of fun!











inside[™]

inside[™]



Unauthorized access

	Listing 1: x86 assembly		Listing 2: C code.
1	meltdown :	1	void meltdown(
2	// %rdi: oracle	2	uint8_t *oracle,
3	// %rsi: secret_ptr	3	uint8_t *secret_ptr)
4		4	{
5	movb (%rsi), %al	5	<pre>uint8_t v = *secret_ptr;</pre>
6	shl \$0×c, %ra×	6	$v = v * 0 \times 1000;$
7	movq (%rdi, %rax), %rdi	7	uint64_t o = oracle[v];
8	retq	8	}





Unauthorized access

Transient out-of-order window









Unauthorized access

Transient out-of-order window

Exception (discard architectural state)

	Listing 1: x86 assembly.		Listing 2: C code.
1	meltdown :	1	void meltdown(
2	// %rdi: oracle	2	uint8_t *oracle,
3	// %rsi: secret_ptr	3	uint8_t *secret_ptr)
4		4	{
5	movb (%rsi), %al	5	<pre>uint8_t v = *secret_ptr;</pre>
6	shl \$0×c, %ra×	6	$v = v * 0 \times 1000;$
7	movq (%rdi, %rax), %rdi	7	uint64_t o = oracle[v];
8	retq	8	}







Unauthorized access

Transient out-of-order window

Exception handler









inside[™]

inside[™]

inside[™]

Meltdown melted down everything, except for one thing

"[enclaves] remain protected and completely secure"

— International Business Times, February 2018

ANJUNA'S SECURE-RUNTIME CAN PROTECT CRITICAL APPLICATIONS AGAINST THE MELTDOWN ATTACK USING ENCLAVES

"[enclave memory accesses] redirected to an abort page, which has no value"

— Anjuna Security, Inc., March 2018

Rumors: Meltdown immunity for SGX enclaves?



LILY HAY NEWMAN SECURITY 08.14.18 01:00 PM

SPECTRE-LIKE FLAW UNDERMINES INTEL PROCESSORS' MOST SECURE ELEMENT

I'M SURE THIS WON'T BE THE LAST SUCH PROBLEM ---

Intel's SGX blown wide open by, you guessed it, a speculative execution attack

Speculative execution attacks truly are the gift that keeps on giving.

https://wired.com and https://arstechnica.com





Building Foreshadow: Evade SGX abort page semantics



Building Foreshadow: Evade SGX abort page semantics



Van Bulck et al. "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution", USENIX 2018

Building Foreshadow: Evade SGX abort page semantics



Van Bulck et al. "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution", USENIX 2018



Foreshadow-NG: Breaking virtual machine isolation





Mitigating Foreshadow: Flush CPU microarchitecture



Mitigating Foreshadow: Flush CPU microarchitecture

10BH	267	(IA32_FLUSH_CMD)	Flush Command (WO) Gives software a way to invalidate structures with finer granularity than other architectural methods.	If any one of the enumeration conditions fo defined bit field positions holds.
		0	L1D_FLUSH: Writeback and invalidate the L1 data cache.	If CPUID.(EAX=07H, ECX=0):EDX[28]=1








inside[™]



inside[™]

THE WHITE HOUSE 6:14 PM

WHITE HOUSE WASHINGTON

BREAKING NEWS

PRES. TRUMP UPDATES PUBLIC ON FEDERAL RESPONSE TO VIRUS



Idea: Can we turn Foreshadow around?



Outside view

- Meltdown: out-of-reach
- Foreshadow: cache emptied



Intra-enclave view

• Access enclave + outside memory

Idea: Can we turn Foreshadow around?



Outside view

- Meltdown: out-of-reach
- Foreshadow: cache emptied



Intra-enclave view

- Access enclave + outside memory
- → Abuse in-enclave code gadgets!

Reviving Foreshadow with Load Value Injection (LVI)



Van Bulck et al. "LVI: Hijacking Transient Execution through Microarchitectural Load Value Injection", S&P 2020.

Reviving Foreshadow with Load Value Injection (LVI)



FOOD POISONING



```
asm.S (~/sox-step-fresh/app/lvi/Enclave) - VIM
E/asm.S main.c
        .global ecall lvi sb rop
        # %rdi store pt
 30
        # %rsi oracle pt
31 ecall lvi sb rop:
        mov %rsp, rsp backup(%rip)
        lea page b(%rip), %rsp
 34
        add $0FFSET %rsp
 36
        /* transient delay */
        clflush dummy(%rip)
38
39 🗌
40
        mov dummy(%rip), %rax
        /* STORE TO USER ADRS */
        movg $'R', (%rdi)
        lea ret gadget(%rip), %rax
        movg %rax, 8(%rdi)
44
        /* HIJACK TRUSTED LOAD FROM ENCLAVE STACK */
        /* should go to do real ret: will transiently go to ret gadget if we fault on the stack loads */
        pop %rax
48 #if LEENCE
49
        notq (%rsp)
 50
        nota (%rsp)
       lfence
        ret
53 #else
       ret
55 #endif
57 1: imp 1b
 58
        mfence
 59
60 do real_ret:
        mov rsp backup(%rip), %rsp
63
Enclave/asm.S
                                                                                                                               39.0-1
                                                                                                                                              84%
```

Mitigating LVI: Fencing vulnerable load instructions



Mitigating LVI: Fencing vulnerable load instructions

STOP LFENCE—Load Fence Instruction 64-Bit Description Opcode 0p/ Compat/ Mode Leg Mode En NP OF AE E8 LFENCE Serializes load operations. ZO Valid Valid ALL[°]WAY

Mitigating LVI: Compiler and assembler support



-mlfence-after-load



-mlvi-hardening



-Qspectre-load

<mark>GNU Assembler</mark> Adds New Options For Mitigating Load Value Injection Attack

Written by Michael Larabel in GNU on 11 March 2020 at 02:55 PM EDT. 14 Comments

LLVM Lands <mark>Performance-Hitting Mitigation</mark> For Intel LVI Vulnerability

Written by Michael Larabel in Software on 3 April 2020. Page 1 of 3. 20 Comments

More Spectre Mitigations in MSVC

March 13th, 2020

libsgx_qe.signed.so



23 fences

October 2019—"surgical precision"

libsgx_qe.signed.so



23 fences

October 2019—"surgical precision"

49,315 fences

March 2020—"big hammer"



<mark>GNU Assembler</mark> Adds New Options For Mitigating Load Value Injection Attack

Written by Michael Larabel in GNU on 11 March 2020 at 02:55 PM EDT. 14 Comments

The <mark>Brutal Performance Impact</mark> From Mitigating The LVI Vulnerability

Written by Michael Larabel in Software on 12 March 2020. Page 1 of 6. 76 Comments

LLVM Lands Performance-Hitting Mitigation For Intel LVI Vulnerability

Written by Michael Larabel in Software on 3 April 2020. Page 1 of 3. 20 Comments

Looking At The <mark>LVI Mitigation Impact</mark> On Intel Cascade Lake Refresh

Written by Michael Larabel in Software on 5 April 2020. Page 1 of 5. 10 Comments

- ⇒ **Trusted execution** environments (Intel SGX) ≠ perfect(!)
- ⇒ Importance of fundamental side-channel research; no silver-bullet defenses
- \Rightarrow Security **cross-cuts** the system stack: hardware, OS, compiler, application



Appendix

Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side-channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This sidechannel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.

More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.

https://software.intel.com/en-us/node/703016

```
1void secret_vote(char candidate)
2{
3 if (candidate == 'a')
4 vote_candidate_a();
5 else
6 vote_candidate_b();
7}
```

```
1 int secret_lookup(int s)
2 {
3     if (s > 0 && s < ARRAY_LEN)
4         return array[s];
5         return -1;
6
7 }</pre>
```

What are the ways for adversaries to create an "oracle" for all victim code+data memory access sequences?

TEE design



SGX attestation overview



SGX memory access control



(a) Victim PTE access
(b) FLUSH+RELOAD hit
(c) FLUSH+RELOAD miss
(d) FLUSH+FLUSH hit



Improving page-table attack resolution with interrupt counting



Why isolation is not enough: Enclave shielding runtimes



- TEE promise: enclave == "secure oasis" in a hostile environment
- ... but app writers and compilers are largely unaware of isolation boundaries

Trusted **shielding runtime** transparently acts as a secure bridge on enclave entry/exit

Enclave shielding responsibilities

Key insight: split sanitization responsibilities across the <u>ABI and API tiers</u>: machine state vs. higher-level programming language interface



Tale of 2 worlds vulnerability assessment matrix







- Programmer intention: never access out-of-bounds
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with *idx* ≥ *LEN* in the **transient world**
- Insert explicit **speculation barriers** to tell the CPU to halt the transient world...
- Huge manual, error-prone effort...



LVI overview



LVI-based control-flow hijacking



LVI-NULL function-pointer hijacking



Taxonomy of LVI variants





Meltdown variants: Microarchitectural buffers


References i

- C. Canella, J. Van Bulck, M. Schwarz, M. Lipp, B. von Berg, P. Ortner, F. Piessens, D. Evtyushkin, and D. Gruss.

A systematic evaluation of transient execution attacks and defenses.

In 28th USENIX Security Symposium, pp. 249–266, August 2019.

- - D. Moghimi, J. Van Bulck, N. Heninger, F. Piessens, and B. Sunar.
 CopyCat: Controlled instruction-level attacks on enclaves.
 In 29th USENIX Security Symposium, pp. 469–486, August 2020.
- J. Van Bulck, J. T. Mühlberg, and F. Piessens.
 VulCAN: Efficient component authentication and software isolation for automotive control networks.
 In 33rd Annual Computer Security Applications Conference (ACSAC), pp. 225–237, December 2017.
- J. Van Bulck, D. Moghimi, M. Schwarz, M. Lipp, M. Minkin, D. Genkin, Y. Yuval, B. Sunar, D. Gruss, and F. Piessens.

LVI: Hijacking transient execution through microarchitectural load value injection. In *41st IEEE Symposium on Security and Privacy (S&P)*, pp. 54–72, May 2020.

References ii

J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In 27th USENIX Security Symposium, pp. 991–1008, August 2018.

J. Van Bulck, D. Oswald, E. Marin, A. Aldoseri, F. D. Garcia, and F. Piessens.

A tale of two worlds: Assessing the vulnerability of enclave shielding runtimes. In 26th ACM Conference on Computer and Communications Security (CCS), pp. 1741–1758, November 2019.

🧾 J. Van Bulck, F. Piessens, and R. Strackx.

SGX-Step: A practical attack framework for precise enclave execution control.

In 2nd Workshop on System Software for Trusted Execution (SysTEX), pp. 4:1-4:6. ACM, October 2017.

- J. Van Bulck, F. Piessens, and R. Strackx.
 - Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic.

In 25th ACM Conference on Computer and Communications Security (CCS), pp. 178–195, October 2018.



J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx. **Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.** In *26th USENIX Security Symposium*, pp. 1041–1056, August 2017.

Y. Xu, W. Cui, and M. Peinado.

Controlled-channel attacks: Deterministic side channels for untrusted operating systems.

In 36th IEEE Symposium on Security and Privacy (S&P), pp. 640-656, 2015.