Towards Availability and Real-Time Guarantees for Protected Module Architectures

Jo Van Bulck, Job Noorman, Jan Tobias Mühlberg and Frank Piessens

March 14, 2016





"Embedded-systems security is, for lack of a better word, a mess."

- John Viega & Hugh Thompson

VIEGA John, THOMPSON Hugh, *The state of embedded-device security (spoiler alert: lt's bad)*, IEEE Security & Privacy (10.5), September 2012, pp. 68-70.

2

Motivation: Embedded Systems Security

Embedded

- Low-cost, low-power
- Mixed-criticality context
- => Single-address-space



Conventional

- Resource-intensive
- General-purpose
- => MMU/MPU
- => Kernel mode
- <> TCB reduction

KOEBERL, Patrick, et al. *Trustlite: A security architecture for tiny embedded devices.* EuroSys. ACM (2014). MCKEEN, Frank, et al. *Innovative instructions and software model for isolated execution.* HASP@ ISCA. 2013.

Roadmap

- 1. Protected Module Architectures
- 2. Research Objectives
- 3. Interruptible Isolated Execution
- 4. Secure Multithreading
- 5. Conclusion

0x0000



0xFFFF

STRACKX Raoul et al., *Protected Software Module Architectures*, ISSE 2013 Securing Electronic Business Processes, Springer Fachmedien Wiesbaden, 2013, pp. 241-251.

• **Isolated execution** areas in a singleaddress-space

0x0000



0xFFFF

- **Isolated execution** areas in a singleaddress-space
- Program counter based access control mechanism

From \setminus to	Protected		Unprotected	
	Entry	Code	Data	
Protected	r-x	r-x	rw-	rwx
Unprotected / other SPM	r-x	r		rwx

STRACKX Raoul et al., *Protected Software Module Architectures*, ISSE 2013 Securing Electronic Business Processes, Springer Fachmedien Wiesbaden, 2013, pp. 241-251.



0xFFFF

- **Isolated execution** areas in a singleaddress-space
- Program counter based access control mechanism

$\mathrm{From} \setminus \mathrm{to}$	Protected			Unprotected
	Entry	Code	Data	
Protected	r-x	r-x	rw-	rwx
Unprotected / other SPM	r-x	r		rwx

STRACKX Raoul et al., *Protected Software Module Architectures*, ISSE 2013 Securing Electronic Business Processes, Springer Fachmedien Wiesbaden, 2013, pp. 241-251.

0x0000



0xFFFF

- **Isolated execution** areas in a singleaddress-space
- Program counter based access control mechanism
- Secure fully abstract compilation

$\mathrm{From} \setminus \mathrm{to}$	Protected			Unprotected
	Entry	Code	Data	
Protected	r-x	r-x	rw-	rwx
Unprotected / other SPM	r-x	r		rwx

STRACKX Raoul et al., *Protected Software Module Architectures*, ISSE 2013 Securing Electronic Business Processes, Springer Fachmedien Wiesbaden, 2013, pp. 241-251.

Sancus PMA

• Zero-software TCB

 \rightarrow extended openMSP430 instruction set

NOORMAN Job et al., *Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base,* Proceedings of the 22nd USENIX conference on Security symposium, 2013, pp. 479-494.

Sancus PMA

• Zero-software TCB

 \rightarrow extended openMSP430 instruction set

- SM == unit of isolation + authentication
 - → remote attestation / secure linking
 - \rightarrow hardware cryptographic key and ID per SM

NOORMAN Job et al., *Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base,* Proceedings of the 22nd USENIX conference on Security symposium, 2013, pp. 479-494.

Sancus PMA

- Zero-software TCB
 - \rightarrow extended openMSP430 instruction set
- SM == unit of isolation + authentication
 - → remote attestation / secure linking
 - \rightarrow hardware cryptographic key and ID per SM
- Dedicated secure C compiler
 - → generates sm_entry/exit asm stubs

NOORMAN Job et al., *Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base,* Proceedings of the 22nd USENIX conference on Security symposium, 2013, pp. 479-494.

KU LEUV



Contents

- 1. Protected Module Architectures
- 2. Research Objectives
- 3. Interruptible Isolated Execution
- 4. Secure Multithreading
- 5. Conclusion

Research Objectives

PMAs assume the presence of an attacker:

- W-enforced SM confidentiality / integrity
 no availability guarantees
- => concurrent execution of *isolated threads* via an *unprivileged* preemptive scheduler

Contents

- 1. Protected Module Architectures
- 2. Research Objectives
- 3. Interruptible Isolated Execution
- 4. Secure Multithreading
- 5. Conclusion



Memory



Current SM =
$$SM_A$$

Previous
$$SM = x$$

Memory



Current SM =
$$SM_A$$

KU LEUVEN

Previous
$$SM = x$$

17

Memory



Memory



Discussion / Future Work

- => Zero-software TCB for SM conf / int
- Atomicity constraints (secure compilation)
 - → deterministic *interrupt latency*
 - → *TOCTOU*: callee authentication
 - → sm_entry: restore SP, caller authentication

Discussion / Future Work

- => Zero-software TCB for SM conf / int
- Atomicity constraints (secure compilation)
 - → deterministic *interrupt latency*
 - → *TOCTOU*: callee authentication
 - → sm_entry: restore SP, caller authentication
- Untrusted ISRs: integrity of reti flow

Contents

- 1. Protected Module Architectures
- 2. Research Objectives
- 3. Interruptible Isolated Execution
- 4. Secure Multithreading
- 5. Conclusion

Traditional Multithreading vs. PMA

Synchronous control flow in address space

- → unit of **threading** >> SM
- → inter-SM call/return integrity
- \rightarrow compiler-generated sm_entry stubs



Protected FreeRTOS Scheduler

Interleaved execution of multiple threads

→ cooperative prototype: yield()



Protected FreeRTOS Scheduler

Interleaved execution of multiple threads

→ cooperative prototype: yield()

- Unprivileged: scheduling decision only
 - → store "return address" to continue thread
 - \rightarrow protected scheduler state



Protected FreeRTOS Scheduler

Interleaved execution of multiple threads

→ cooperative prototype: yield()

- Unprivileged: scheduling decision only
 - → store "return address" to continue thread
 → protected scheduler state
- Secure linking: sm_entry violation report



Threading-aware SMs



Discussion / Future Work

- => Isolated cross-SM control flow threads
 - Scheduling **policy encapsulation SMs** guard internal **consistency**



Discussion / Future Work

- => Isolated cross-SM control flow threads
 - Scheduling **policy encapsulation SMs** guard internal **consistency**

Future work:

- \rightarrow preemptive FreeRTOS
- \rightarrow SM-internal multithreading
- → asynchronous inter-thread communication

Contents

- 1. Protected Module Architectures
- 2. Research Objectives
- 3. Interruptible Isolated Execution
- 4. Secure Multithreading
- 5. Conclusion



Conclusion

- => Strong availability (real-time) guarantees on a partially compromised platform
- Confined and explicit TCB
 - \rightarrow HW-only for SM conf / int
 - → SW layer: principle of least privilege
- Secure compilation in preemptive context

Towards Availability and Real-Time Guarantees for Protected Module Architectures

Jo Van Bulck, Job Noorman, Jan Tobias Mühlberg and Frank Piessens

https://distrinet.cs.kuleuven.be/software/sancus/



