

LVI: Hijacking Transient Execution through Microarchitectural Load Value Injection



SCAN ME

Jo Van Bulck¹, Daniel Moghimi², Michael Schwarz³, Moritz Lipp³, Marina Minkin⁴, Daniel Genkin⁴, Yuval Yarom⁵, Berk Sunar², Daniel Gruss³, and Frank Piessens¹
¹imec-DistriNet, KU Leuven, ²Worcester Polytechnic Institute, ³Graz University of Technology, ⁴University of Michigan, ⁵University of Adelaide and Data61


<https://lviattack.eu/>

<https://github.com/jovanbulck/sgx-step>

<https://youtu.be/baKHSXellal>


Teaser

From microarchitectural data leakage...




- 2018 - Meltdown, Foreshadow
- 2019 - RIDL, Fallout, ZombieLoad, MDS
- Flush leaky buffers on context switch

...To microarchitectural data injection!




- Gadget-driven exploitation of faulting loads
- ≠ Spectre: Hijack *any* load with *unrelated* data

LVI in 4 simple steps



- Induce page fault or μ -code assist in victim
- Vulnerable platforms: Intel SGX

LVI taxonomy: Many buffers, many faults...



LVI-NONE even on Meltdown-resistant CPUs!

Compiler fence mitigations

GNU Assembler Adds New Options For Mitigating Load Value Injection Attack
Written by Michael Larabel in GNU on 11 March 2020 at 02:55 PM EDT. 14 Comments

`-mfence-after-load`

LLVM Lands Performance-Hitting Mitigation For Intel LVI Vulnerability
Written by Michael Larabel in Software on 3 April 2020. Page 1 of 3. 20 Comments

`-mlvi-hardening`

More Spectre Mitigations in MSVC
March 13th, 2020

`-Qspectre-load`

Instruction	Possible emulation	Clobber-free
ret	pop %reg; lfence; jmp %*reg	X
ret	not (%rsp); not (%rsp); lfence; ret	✓
jmp (mem)	mov (mem),%reg; lfence; jmp %*reg	X
call (mem)	mov (mem),%reg; lfence; call %*reg	X

Mitigation impact: March of the fences

23 fences
October 2019—“surgical precision”

49,315 fences
March 2020—“big hammer”

The Brutal Performance Impact From Mitigating The LVI Vulnerability

Written by Michael Larabel in Software on 12 March 2020. Page 1 of 6. 76 Comments

- Slowdown (application-specific) with factor 2-19
- Until silicon patches in newer CPUs