

Beyond the Surface: Validation Challenges and Opportunities for Confidential Computing

Jo Van Bulck



🏠 DistriNet, KU Leuven, Belgium ✉️ jo.vanbulck@cs.kuleuven.be 🐦 [@jovanbulck](https://twitter.com/jovanbulck) 🌐 vanbulck.net

September 9, 2024, PAVeTrust @ FM'24











Enclaved Execution: Reducing Attack Surface





“Platonic” ideal: Hardware-level **isolation and attestation**

Enclaved Execution: Privileged Side-Channel Attacks



Reality #1: Microarchitectural **side channels**

Confidential Computing Spectrum






Reality #2: Heterogeneous CPU spectrum



Case Study: Hardware-Software Co-Design for Secure IRQs





Interrupts == Universal attack primitive



16-bit TI MSP430

- Small CPU, open source



Intel x86 SGX




- Large CPU, proprietary

Case Study: Hardware-Software Co-Design for Secure IRQs



Interrupts == Universal attack primitive

→ explore *synergy low-end <> high-end TEEs*




- Small CPU, open source
- *Formal operational semantics*

- Large CPU, proprietary
- *Pragmatic mitigation primitives*



Reality #1: IRQ Side channels?

Wait a Cycle: Interrupt Latency as a Side Channel



```
if (secret){ ADD @R5+, R6;} // 2 cycles  
else      { NOP; NOP;      } // 2*1 cycle
```



TIMING LEAKS



EVERYWHERE


Sancus: Open-Source Trusted Computing for the IoT

Embedded enclaved execution:



- **Isolation & attestation**
- Save + clear CPU state on **interrupt**

Small CPU (openMSP430):

- Area: ≤ 2 kLUTs
- **Deterministic execution:** *no pipeline/cache/MMU/...*
- **Research vehicle** for rapid prototyping of attacks & mitigations



Example: Extracting Keystrokes with Interrupt Latency



PIN code enclave



010000000000000000

→ *traverse bits*



💡 Key 'B' was pressed!

Example: Extracting Keystrokes with Interrupt Latency



PIN code enclave

0**1**0000000000000000

→ *traverse bits*




💡 Key 'B' was pressed!

Mitigation Strategy #1: Hardware-Level Padding




Two-stage padding:

1) *IRQ latency*




Legend:

 : enclave instruction

 : padding


Mitigation Strategy #1: Hardware-Level Padding



Deductive Validation: Proving Contextual Equivalence



- **Operational semantics:** Sancus_{H/L} w/ and w/o interrupts (~35 pages)
- **Pen-and-paper proof:** Any attack in Sancus_L can also be expressed in Sancus_H w/o interrupts...



Deductive Validation: Proving Contextual Equivalence



(CPU-NOT)

$$\frac{\begin{array}{l} \mathcal{B} \neq \langle \perp, \perp, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} OK \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][r \mapsto \neg \mathcal{R}[r]] \\ \mathcal{D} \vdash \delta, t, t_a \overset{cycles(i)}{\sim}_D \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle \end{array}}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = NOT \ r$$

(CPU-AND)

$$\frac{\begin{array}{l} \mathcal{B} \neq \langle \perp, \perp, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} OK \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][r_2 \mapsto \mathcal{R}[r_1] \& \mathcal{R}[r_2]] \\ \mathcal{R}'' = \mathcal{R}'[sr.N \mapsto \mathcal{R}'[r_2] \& 0x8000, sr.Z \mapsto (\mathcal{R}'[r_2] == 0), sr.C \mapsto (\mathcal{R}'[r_2] \neq 0), sr.V \mapsto 0] \\ \mathcal{D} \vdash \delta, t, t_a \overset{cycles(i)}{\sim}_D \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle \end{array}}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = AND \ r_1 \ r_2$$

(CPU-CMP)

$$\frac{\begin{array}{l} \mathcal{B} \neq \langle \perp, \perp, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} OK \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][r_2 \mapsto \mathcal{R}[r_1] - \mathcal{R}[r_2]] \\ \mathcal{R}'' = \mathcal{R}'[sr.N \mapsto (\mathcal{R}'[r_2] < 0), sr.Z \mapsto (\mathcal{R}'[r_2] == 0), sr.C \mapsto (\mathcal{R}'[r_2] \neq 0), sr.V \mapsto overflow(\mathcal{R}[r_1] - \mathcal{R}[r_2])] \\ \mathcal{D} \vdash \delta, t, t_a \overset{cycles(i)}{\sim}_D \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle \end{array}}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = CMP \ r_1 \ r_2$$

(CPU-ADD)

$$\frac{\begin{array}{l} \mathcal{B} \neq \langle \perp, \perp, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} OK \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][r_2 \mapsto \mathcal{R}[r_1] + \mathcal{R}[r_2]] \\ \mathcal{R}'' = \mathcal{R}'[sr.N \mapsto (\mathcal{R}'[r_2] < 0), sr.Z \mapsto (\mathcal{R}'[r_2] == 0), sr.C \mapsto (\mathcal{R}'[r_2] \neq 0), sr.V \mapsto overflow(\mathcal{R}[r_1] + \mathcal{R}[r_2])] \\ \mathcal{D} \vdash \delta, t, t_a \overset{cycles(i)}{\sim}_D \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle \end{array}}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = ADD \ r_1 \ r_2$$

(CPU-SUB)

$$\frac{\begin{array}{l} \mathcal{B} \neq \langle \perp, \perp, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} OK \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][r_2 \mapsto \mathcal{R}[r_1] - \mathcal{R}[r_2]] \\ \mathcal{R}'' = \mathcal{R}'[sr.N \mapsto (\mathcal{R}'[r_2] < 0), sr.Z \mapsto (\mathcal{R}'[r_2] == 0), sr.C \mapsto (\mathcal{R}'[r_2] \neq 0), sr.V \mapsto overflow(\mathcal{R}[r_1] - \mathcal{R}[r_2])] \\ \mathcal{D} \vdash \delta, t, t_a \overset{cycles(i)}{\sim}_D \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle \end{array}}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}'', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = SUB \ r_1 \ r_2$$

Mind the Gap: Studying Model Mismatches



- **Inductively** study 2 “provably secure” systems (Sancus + VRASED)
- **>16 model mismatches/incompleteness**





TABLE I. List of falsified and exploitable assumptions found in Sancus_v. IM = Implementation-model mismatch; MA = Missing attacker capability.

IM	V-B1	Instruction execution time does not depend on the context.
	V-B2	The maximum instruction execution time is $T = 6$.
	V-B3	Interrupted enclaves can only be resumed once with <code>reti</code> .
	V-B4	Interrupted enclaves cannot be restarted from the ISR.
	V-B5	The system only supports a single enclave.
	V-B6	Enclave software cannot access unprotected memory.
	V-B7	Enclave software cannot manipulate interrupt functionality.
MA	V-C1	Untrusted DMA peripherals are not modeled.
	V-C2	Interrupts from the watchdog timer are not modeled.

Mitigation Strategy #2: Compile-Time Branch Balancing



Inductive Validation: Microarchitectural Profiling




“Principled” ISA augmentation:

- 1) Exhaustively generate *all instructions*
- 2) Extract *leakage* model
- 3) Feed to *compiler + binary validator*

~ Hardware-software contract

→ *incl. μ -arch timing*



Inductive Validation: Systematic ISA Augmentation




	Dummy and leakage trace	Members		
Class #9	<p>1 2 3 4</p> <p>DMEM</p> <p>PMEM</p> <p>mov #1, &dummy</p>	<pre>mov #0x1, 42(r6) mov r10, &dmem mov.b r10, 42(r6)</pre>	<pre>mov #0x1, &dmem mov.b #0x1, 42(r6) mov.b r10, &dmem</pre>	<pre>mov r10, 42(r6) mov.b #0x1, &dmem push #const</pre>
Class #10	<p>1 2 3 4 5</p> <p>DMEM</p> <p>PMEM</p> <p>mov #0x42, &dummy</p>	<pre>mov #const, 42(r6) mov.b #const, &dmem</pre>	<pre>mov #const, &dmem</pre>	<pre>mov.b #const, 42(r6)</pre>

Excuse: Subverting and Securing TI IPE “Enclaves”



	Attack primitive	C X	I X	Section
Architectural	Controlled call corruption (<i>new</i>)	●	●	§3.1
	Code gadget reuse [35]	●	●	§3.2
	Interrupt register state [73]	●	●	§3.3
	Interface sanitization [69]	●	●	§6.1
Side channels	Cache timing side channel [23, 39]	●	○	§3.4.1
	Interrupt latency side channel [71]	●	○	§3.4.2
	Controlled channel [25, 77]	●	○	§3.4.3
	Voltage fault injection [31, 40]	○	○	§A.1
	DMA contention side channel [7, 8]	○	○	§A.2

Excuse: Subverting and Securing TI IPE “Enclaves”





PSIRT Notification

MSP430FR5xxx and MSP430FR6xxx IP Encapsulation Write Vulnerability



Summary

The IP Encapsulation feature of the Memory Protection Unit may not properly prevent writes to an IPE protected region under certain conditions. This vulnerability assumes an attacker has control of the device outside of the IPE protected region (access to non-protect memory, RAM, and CPU registers).

Vulnerability



Reality #2: Larger CPUs?

Challenge: Side-Channel Sampling Rate



**Slow
shutter speed**




**Medium
shutter speed**




**Fast
shutter speed**

SGX-Step: Executing Enclaves one Instruction at a Time



SGX-Step: Executing Enclaves one Instruction at a Time



SGX-Step: A Versatile Open-Source Attack Toolkit




```
void inc_secret( void )  
{  
  if (secret)  
    *a += 1;  
  else  
    *b += 1;  
}
```



PTE a



PTE b



Interrupt latency




[CCS'18, USENIX'21]



Page-table manipulation

[AsiaCCS'18, USENIX'18-23, CCS20, CHES'20, NDSS'21]



High-resolution probing

[CCS'19/21, CHES'20, S&P'20-21, USENIX'17/18/22]




SGX-Step



Interrupt counting

[CCS'19, CHES'20-21, USENIX'20]

[USENIX'18, CCS'19, S&P'21] Zero-step replaying




Root-Causing SGX-Step: Aiming the Timer Interrupt



Root-Causing SGX-Step: CPU Microcode Assists



PTE A-bit	Mean (cycles)	Stddev (cycles)
A=1	27	30
A=0	666	55




1. Clear PTE A-bit



2. TLB flush



3. Assisted PT walk



12

Root-Causing SGX-Step: CPU Microcode Assists



1. Clear PTE A-bit




2. TLB flush



3. Assisted PT walk



Arm timer




4. Filter zero-step (PTE A-bit)





ERESUME

NOP₁




14


Ideas That Were Rejected (1)



Highly complex



Ideas That Were Rejected (2)



19

CHAPTER 8

ASYNCHRONOUS ENCLAVE EXIT NOTIFY AND THE EDECCSSA USER LEAF FUNCTION

8.1 INTRODUCTION

Asynchronous Enclave Exit Notify (AEX-Notify) is an extension to Intel[®] SGX that allows Intel SGX enclaves to be notified after an asynchronous enclave exit (AEX) has occurred. EDECCSSA is a new Intel SGX user leaf function (ENCLU[EDECCSSA]) that can facilitate AEX notification handling, as well as software exception handling. This chapter provides information about changes to the Intel SGX architecture that support AEX-Notify and ENCLU[EDECCSSA].

The following list summarizes the a details are provided in Section 8.3)

- SECS.ATTRIBUTES.AEXNOTIFY:
- TCS.FLAGS.AEXNOTIFY: This e
- SSA.GPRSGX.AEXNOTIFY: Enclave-writable byte that allows enclave software to dynamically enable/disable AEX notifications.


An AEX notification is delivered by ENCLU[ERESUME] when the following conditions are met:



*SGX-Step led to **new x86 processor instructions!***

→ shipped in millions of devices ≥ 4th Gen Xeon CPU

AEX-Notify: Idea Overview






21

AEX-Notify: Software Implementation



We implemented a fast, constant-time decoder (CTD)




Conclusions and Take-Away



Value of **deductive formal models**



... guided and refined by **inductive validation!**



Synergy attacks \leftrightarrow defenses; open-source research prototypes



Thank you! Questions?