


# Tutorial: Uncovering Side-Channels in Intel SGX Enclaves

Part 1: Reconstructing enclave code and data accesses

*Jo Van Bulck*

🏠 imec-DistriNet, KU Leuven ✉ jo.vanbulck@cs.kuleuven.be 🐦 jovanbulck

SPACE 2018, December 15, 2018



- Enclave security **across the system stack**: hardware, compiler, OS, application
- Integrated **attack-defense** perspective and **open-source** prototypes



Foreshadow vulnerability  
[VBMW<sup>+</sup>18]



SGX-Step framework  
[VBPS17]




Sancus enclave processor  
[NAD<sup>+</sup>13, NVBM<sup>+</sup>17]


# Tutorial organization

- 1 **Part 1** (09:00 – 10:30): Reconstructing enclave code and data accesses
  - Lecture: Introduction to Intel SGX and software side-channel attacks
  - Hands-on: Exploiting elementary example applications
- 2 **Part 2** (11:00 – 12:30): Stealing enclave secrets with transient execution
  - Lecture: Introduction to transient execution attacks (Meltdown, Foreshadow, Spectre)
  - Hands-on: Exploiting elementary example applications


**Secure program:** convert all input to *expected output*




**Buffer overflow** vulnerabilities: trigger *unexpected behavior*




Safe languages & formal verification: preserve *expected behavior*



**Side-channels:** observe *side-effects* of the computation



**Constant-time code:** eliminate *secret-dependent* side-effects











# Evolution of “side-channel attack” occurrences in Google Scholar




Based on [github.com/Pold87/academic-keyword-occurrence](https://github.com/Pold87/academic-keyword-occurrence) and [xkcd.com/1938/](https://xkcd.com/1938/)

# Evolution of “side-channel attack” occurrences in Google Scholar




Based on [github.com/Pold87/academic-keyword-occurrence](https://github.com/Pold87/academic-keyword-occurrence) and [xkcd.com/1938/](https://xkcd.com/1938/)


# Evolution of “side-channel attack” occurrences in Google Scholar



Based on [github.com/Pold87/academic-keyword-occurrence](https://github.com/Pold87/academic-keyword-occurrence) and [xkcd.com/1938/](https://xkcd.com/1938/)




**What's inside the black box?**




<https://informationisbeautiful.net/visualizations/million-lines-of-code/>

## Enclaved execution: Reducing attack surface






## Enclaved execution: Reducing attack surface




Intel SGX promise: hardware-level **isolation and attestation**

## Tutorial part 2: Transient execution attacks




Trusted CPU → exploit **microarchitectural bugs/design flaws**

## Tutorial part 1: Privileged side-channel attacks




Untrusted OS → new class of powerful **side-channels**

## Tutorial part 1: Privileged side-channel attacks



Untrusted OS → new class of powerful **side-channels**

# Tutorial part 1: Privileged side-channel attacks



Untrusted OS → new class of powerful **side-channels**



**KEEP CALM**

**IT IS**

**OUT OF SCOPE**

## A note on side-channel attacks (Intel)

### Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side-channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This side-channel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.

More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.



Artwork inspired by Daniel Genkin




## Research landscape: Understanding side-channel leakage in enclaves



- Which **side-channels** exist?
- Which enclave **applications** are vulnerable? (Not only crypto!)
- How can we **defend** against them, and at what cost?


# Research landscape: Understanding side-channel leakage in enclaves




- Which **side-channels** exist?
- Which enclave **applications** are vulnerable? (Not only crypto!)
- How can we **defend** against them, and at what cost?

⇒ Educate developers to raise awareness and avoid side-channel pitfalls  
(= this tutorial!)

## Overview: Spying on enclave memory accesses



## Overview: Spying on enclave memory accesses



## Secret-dependent code/data memory accesses

---

```
1 void secret_vote(char candidate)
2 {
3     if (candidate == 'a')
4         vote_candidate_a();
5     else
6         vote_candidate_b();
7 }
```

---

---

```
1 int secret_lookup(int s)
2 {
3     if (s > 0 && s < ARRAY_LEN)
4         return array[s];
5     return -1;
6 }
7 }
```

---

## Secret-dependent code/data memory accesses

```
1 void secret_vote(char candidate)
2 {
3     if (candidate == 'a')
4         vote_candidate_a();
5     else
6         vote_candidate_b();
7 }
```


```
1 int secret_lookup(int s)
2 {
3     if (s > 0 && s < ARRAY_LEN)
4         return array[s];
5     return -1;
6 }
7 }
```

**What if the adversary obtains a perfect “oracle” for all enclaved code+data memory access sequences?**



## Address translation attacks


# The virtual memory abstraction



Costan et al. "Intel SGX explained", IACR 2016 [CD16]




## How enclave accesses are enforced



Costan et al. "Intel SGX explained", IACR 2016 [CD16]


# How enclave accesses are enforced

**Note:** Untrusted OS controls *virtual-to-physical mapping*




Costan et al. "Intel SGX explained", IACR 2016 [CD16]

## Page faults as a side-channel




**SGX machinery** protects against direct address remapping attacks

## Page faults as a side-channel



... but untrusted address translation may **fault** during enclaved execution (!)

## Page faults as a side-channel



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

⇒ Page fault traces leak **private control data/flow**

## #PF attacks: An end-to-end example

```
void inc_secret( void )  
{  
    if (secret)  
        *a += 1;  
    else  
        *b += 1;  
}
```

**Page Table**

PTE a

PTE b

# #PF attacks: An end-to-end example

- 1 Revoke access rights on *unprotected* enclave page table entry

```
void inc_secret( void )  
{  
    if (secret)  
        *a += 1;  
    else  
        *b += 1;  
}
```


Page Table



**UNMAP**

# #PF attacks: An end-to-end example


- 1 Revoke access rights on *unprotected* enclave page table entry
- 2 Enter victim enclave






## #PF attacks: An end-to-end example

- 1 Revoke access rights on *unprotected* enclave page table entry
- 2 Enter victim enclave
- 3 Secret-dependent *data memory access*
  - ↪ Processor performs virt-to-phys address translation!




## #PF attacks: An end-to-end example

- 1 Revoke access rights on *unprotected* enclave page table entry
- 2 Enter victim enclave
- 3 Secret-dependent *data memory access*
  - ↪ Processor performs virt-to-phys address translation!
- 4 Virtual address not present → raise *page fault*
  - ↪ Processor exits enclave and vectors to untrusted OS



# #PF attacks: An end-to-end example

- 1 Revoke access rights on *unprotected* enclave page table entry
- 2 Enter victim enclave
- 3 Secret-dependent *data memory access*
  - ↪ Processor performs virt-to-phys address translation!
- 4 Virtual address not present → raise *page fault*
  - ↪ Processor exits enclave and vectors to untrusted OS
- 5 Restore access rights and *resume* victim enclave



# Page table-based attacks in practice

Original




Recovered



Original



Recovered



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

⇒ **Low-noise, single-run** exploitation of legacy applications

# Page table-based attacks in practice

Original




Recovered



Original




Recovered




Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

... but at a relative coarse-grained **4 KiB granularity**




## Cache timing attacks

# Overview: Spying on enclave code/data accesses (revisited)



## High resolution side-channels in practice



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

⇒ Coarse-grained preemption (**4 KB page leakage**)



## High resolution side-channels in practice



Hähnel et al.: "High-resolution side channels for untrusted operating systems", ATC 2017 [HCP17]


⇒ Fine-grained preemption (**64 B cache line leakage**)

## CPU cache timing side-channel



**Cache principle:** CPU speed  $\gg$  DRAM latency  $\rightarrow$  *cache code/data*

```
while true do  
  maccess(&a);  
endwh
```



**CPU + cache**




**DRAM memory**

# CPU cache timing side-channel



**Cache miss:** Request data from (slow) DRAM upon first use

```
while true do  
  maccess(&a);  
endwh
```



**CPU + cache**

*cache miss*



**DRAM memory**


# CPU cache timing side-channel



**Cache hit:** No DRAM access required for subsequent uses

```
while true do  
  maccess(&a);  
endwh
```

*cache hit*




**CPU + cache**




**DRAM memory**



# Flush+Reload: Cache timing attacks on shared memory




```
if secret do
  maccess(&a);
else
  maccess(&b);
endif
```




```
flush(&a);
start_timer
  maccess(&a);
end_timer
```

*'a' is accessible  
to attacker*




**CPU cache**




**DRAM memory**

## Flush+Reload: Cache timing attacks on shared memory




# Flush+Reload: Cache timing attacks on shared memory







# Flush+Reload: Cache timing attacks on shared memory




# Flush+Reload: Cache timing attacks on shared memory




# Flush+Reload: Cache timing attacks on shared memory



# Flush+Reload: Cache timing attacks on shared memory



## Flush+Reload limitations




- Very **reliable** attack + easy to mount
- ...but relies on **shared memory** ( $\leftrightarrow$  enclaves)!

A cardboard robot, constructed from various sizes of brown cardboard boxes, stands in the center. It has a square head with a simple angry facial expression, a rectangular torso, and thick, blocky limbs. The robot is holding a small, rectangular sign with the Amazon Prime logo (a curved arrow) on it. The background is a light blue gradient with scattered, colorful confetti in shades of yellow, green, and blue. The text 'prime day' is written in a large, lowercase, sans-serif font across the middle of the image. Each letter is a different color: 'p' is blue, 'r' is green, 'i' is orange, 'm' is pink, 'e' is red, 'd' is blue, 'a' is green, and 'y' is orange.

prime day


# CPU cache organization 101

- **Shared** among all protection domains 😊
- Cache size  $\ll$  addressable memory size
- **Cache line:** unit of caching (64 bytes)
- **Mapping scheme:** memory address  $\rightarrow$  cache line




# CPU cache organization 101

- **Shared** among all protection domains 😊
- Cache size  $\ll$  addressable memory size
- **Cache line:** unit of caching (64 bytes)
- **Mapping scheme:** memory address  $\rightarrow$  cache line
- **Cache collision:** replace cache line with new data requested from memory






## Prime+Probe: Cache timing attacks across protection domains




```
if secret do
  maccess(&a);
else
  maccess(&b);
endif
```



```
maccess(&c);
start_timer
  maccess(&c);
end_timer
```

'a' is **not** accessible  
to attacker




CPU cache




DRAM memory


# Prime+Probe: Cache timing attacks across protection domains




# Prime+Probe: Cache timing attacks across protection domains




# Prime+Probe: Cache timing attacks across protection domains




# Prime+Probe: Cache timing attacks across protection domains




# Prime+Probe: Cache timing attacks across protection domains



# Prime+Probe: Cache timing attacks across protection domains



# Prime+Probe Challenges



- Exploit **contention** on shared cache resource
- Very **generic** attack applicable to many cache designs + protection domains
- ...but relies on detailed understanding of **cache mapping** scheme → complex for real-world set-associative caches (e.g., reverse engineering Intel last-level cache)








**What about hiding enclave page faults?**


## Current solutions: Hiding enclave page faults



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017 [SLKP17]

Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016 [SCNS16]

## Current solutions: Hiding enclave page faults




**... But stealthy attacker can still learn page accesses without triggering faults!**

# Telling your secrets without page faults

## ① Attack vector: PTE status flags:

- A(ccessed) bit
- D(irty) bit

↪ Also updated in enclave mode!



# Telling your secrets without page faults

## ① Attack vector: PTE status flags:


- A(ccessed) bit
- D(irty) bit

↪ Also updated in enclave mode!

## ② Attack vector: Unprotected **page table memory**:


- Cached as regular data
- Accessed during address translation

↪ Flush+Reload cache timing attack!






**What about limiting the temporal resolution?**








Copyright 1907 by E. J. RAYBURN

THE FORCE IN MOTION.

W. C. C. C. Co., 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000

# SGX-Step: Executing enclaves one instruction at a time

**SGX-Step:** user space APIC timer + interrupt handling 😊



Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017 [VBPS17]

<https://github.com/jovanbulck/sgx-step>

# Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side-channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This side-channel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.


More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.

<https://software.intel.com/en-us/node/703016>

# High-resolution attacks in practice: Attacking strlen

## Page fault adversary


Progress  $\Rightarrow$  both code + data pages present 😞



# High-resolution attacks in practice: Attacking strlen

## Single-stepping adversary


Execute + interrupt  $\Rightarrow$  data page accessed ? 😊



# High-resolution attacks in practice: Attacking strlen

## Single-stepping adversary

Execute + interrupt  $\Rightarrow$  data page accessed ? 😊



Theory

Into

Practice

### Important note

First develop the *unprotected attack scenario on your local x86 machine*, before testing the enclaved version on the remote SGX machine via SSH (!)

- 1 Connect to the space18-sgx **WiFi network**
  - WPA2 passphrase “space2018-sgx-tutorial”
- 2 Now ssh into the **SGX machine**: `ssh sgx@10.45.160.95`
  - User: “sgx”
  - Password: “space18”
  - Make sure to work in your own directory to avoid interference



# References I



V. Costan and S. Devadas.

Intel SGX explained.

Cryptology ePrint Archive, Report 2016/086, 2016.



M. Hähnel, W. Cui, and M. Peinado.

High-resolution side channels for untrusted operating systems.

In *2017 USENIX Annual Technical Conference, ATC '17*. USENIX Association, 2017.



J. Noorman, P. Agten, W. Daniels, R. Strackx, A. Van Herrewege, C. Huygens, B. Preneel, I. Verbauwhede, and F. Piessens.

Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base.

In *22nd USENIX Security Symposium*, pp. 479–494. USENIX Association, 2013.



J. Noorman, J. Van Bulck, J. T. Mühlberg, F. Piessens, P. Maene, B. Preneel, I. Verbauwhede, J. Götzfried, T. Müller, and F. Freiling.

Sancus 2.0: A low-cost security architecture for IoT devices.

*ACM Transactions on Privacy and Security (TOPS)*, 2017.



S. Shinde, Z. L. Chua, V. Narayanan, and P. Saxena.

Preventing page faults from telling your secrets.

In *Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security (ASIA CCS)*, pp. 317–328. ACM, 2016.



M.-W. Shih, S. Lee, T. Kim, and M. Peinado.

T-SGX: Eradicating controlled-channel attacks against enclave programs.

In *Proceedings of the 2017 Network and Distributed System Security Symposium (NDSS 2017)*, February 2017.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.

In *Proceedings of the 27th USENIX Security Symposium*. USENIX Association, August 2018.

# References II



J. Van Bulck, F. Piessens, and R. Strackx.

SGX-Step: A practical attack framework for precise enclave execution control.

In *Proceedings of the 2nd Workshop on System Software for Trusted Execution, SysTEX'17*, pp. 4:1–4:6. ACM, 2017.



J. Van Bulck, F. Piessens, and R. Strackx.

Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic.

In *Proceedings of the 25th ACM Conference on Computer and Communications Security (CCS'18)*. ACM, October 2018.



J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx.

Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.

In *Proceedings of the 26th USENIX Security Symposium*. USENIX Association, August 2017.



Y. Xu, W. Cui, and M. Peinado.

Controlled-channel attacks: Deterministic side channels for untrusted operating systems.

In *36th IEEE Symposium on Security and Privacy*. IEEE, May 2015.

# Tutorial: Uncovering Side-Channels in Intel SGX Enclaves

## Part 2: Stealing enclave secrets with transient execution


*Jo Van Bulck*

🏠 imec-DistriNet, KU Leuven ✉ [jo.vanbulck@cs.kuleuven.be](mailto:jo.vanbulck@cs.kuleuven.be) 🐦 [jovanbulck](https://twitter.com/jovanbulck)




SPACE 2018, December 15, 2018

## Enclaved execution attack surface (revisited)



Intel SGX promise: hardware-level **isolation and attestation**

## Enclaved execution attack surface (revisited)



Trusted CPU → exploit **microarchitectural bugs/design flaws**

## Reflections on trusting trust




*“No amount of source-level verification or scrutiny will protect you from using untrusted code. [...] As the level of program gets lower, these bugs will be harder and harder to detect. A well installed **microcode bug** will be almost impossible to detect.”*

— Ken Thompson (ACM Turing award lecture, 1984)



# A primer on software security (revisited)

**Transient execution:** *HW optimizations* do not respect SW abstractions (!)






A close-up shot of Morpheus from the movie The Matrix. He is wearing his signature black sunglasses and has a serious, intense expression. The background is a blurred, dimly lit interior. The text is overlaid in large, white, bold, sans-serif font with a black outline.

**WHAT IF I TOLD YOU**

**YOU CAN CHANGE RULES MID-GAME**

# Out-of-order and speculative execution



Key **discrepancy**:


- Programmers write **sequential** instructions

---

```
int area(int h, int w)
{
    int triangle = (w*h)/2;
    int square   = (w*w);
    return triangle + square;
}
```

---

# Out-of-order and speculative execution



Key **discrepancy**:

- Programmers write **sequential** instructions
- Modern CPUs are inherently **parallel**

⇒ *Speculatively execute instructions ahead of time*

---

```
int area(int h, int w)
```

```
{
```

```
  int triangle = (w*h)/2;
```


```
  int square   = (w*w);
```

```
  return triangle + square;
```

```
}
```

---

# Out-of-order and speculative execution



Overflow  
exception

Roll-back

```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square   = (w*w);
  return triangle + square;
}
```

Key **discrepancy**:

- Programmers write **sequential** instructions
- Modern CPUs are inherently **parallel**

⇒ *Speculatively execute instructions ahead of time*

**Best-effort:** What if triangle fails?

- Commit in-order, **roll-back** square
- ... But **side-channels** may leave traces (!)

# STRANGER THINGS

**EXPLORING THE  
UPSIDE DOWN**



# Transient execution attacks: Welcome to the world of fun!

CPU executes ahead of time in **transient world**

- Success → *commit* results to normal world 😊
- Fail → *discard* results, compute again in normal world ☹️



# Transient execution attacks: Welcome to the world of fun!

CPU executes ahead of time in **transient world**

- Success → *commit* results to normal world 😊
- Fail → *discard* results, compute again in normal world ☹️



Transient world (microarchitecture) may temp bypass architectural software intentions:



Delayed exception handling



Control flow prediction

# Transient execution attacks: Welcome to the world of fun!

## Key finding of 2018

⇒ *Transmit secrets from transient to normal world*



Transient world (microarchitecture) may temp bypass architectural software intentions:



Delayed exception handling



Control flow prediction



# Transient execution attacks: Welcome to the world of fun!

## Key finding of 2018

⇒ *Transmit secrets from transient to normal world*



Transient world (microarchitecture) may temp bypass architectural software intentions:



CPU access control bypass



Speculative buffer overflow/ROP



inside™




inside™



inside™

# Meltdown: Transiently encoding unauthorized memory



## Unauthorized access


Listing 1: x86 assembly

```
1 meltdown:
2   // %rdi: oracle
3   // %rsi: secret_ptr
4
5   movb (%rsi), %al
6   shl $0xc, %rax
7   movq (%rdi, %rax), %rdi
8   retq
```

Listing 2: C code.

```
1 void meltdown(
2     uint8_t *oracle,
3     uint8_t *secret_ptr)
4 {
5     uint8_t v = *secret_ptr;
6     v = v * 0x1000;
7     uint64_t o = oracle[v];
8 }
```

# Meltdown: Transiently encoding unauthorized memory



Unauthorized access



Transient out-of-order window


Listing 1: x86 assembly.

```
1 meltdown:
2 // %rdi: oracle
3 // %rsi: secret_ptr
4
5 movb (%rsi), %al
6 shl $0xc, %rax
7 movq (%rdi, %rax), %rdi
8 retq
```


Listing 2: C code.

```
1 void meltdown(
2     uint8_t *oracle,
3     uint8_t *secret_ptr)
4 {
5     uint8_t v = *secret_ptr;
6     v = v * 0x1000;
7     uint64_t o = oracle[v];
8 }
```

oracle array



# Meltdown: Transiently encoding unauthorized memory



Unauthorized access

Listing 1: x86 assembly.

```
1 meltdown:
2 // %rdi: oracle
3 // %rsi: secret_ptr
4
5 movb (%rsi), %al
6 shl $0xc, %rax
7 movq (%rdi, %rax), %rdi
8 retq
```



Transient out-of-order window

Listing 2: C code.


```
1 void meltdown(
2     uint8_t *oracle,
3     uint8_t *secret_ptr)
4 {
5     uint8_t v = *secret_ptr;
6     v = v * 0x1000;
7     uint64_t o = oracle[v];
8 }
```



**Exception**

(discard architectural state)

# Meltdown: Transiently encoding unauthorized memory



Unauthorized access



Transient out-of-order window



Exception handler

Listing 1: x86 assembly.

```
1 meltdown:
2 // %rdi: oracle
3 // %rsi: secret_ptr
4
5 movb (%rsi), %al
6 shl $0xc, %rax
7 movq (%rdi, %rax), %rdi
8 retq
```


Listing 2: C code.

```
1 void meltdown(
2     uint8_t *oracle,
3     uint8_t *secret_ptr)
4 {
5     uint8_t v = *secret_ptr;
6     v = v * 0x1000;
7     uint64_t o = oracle[v];
8 }
```

oracle array



## Mitigating Meltdown: Unmap kernel addresses from user space




- OS software fix for **faulty hardware** ( $\leftrightarrow$  future CPUs)

# Mitigating Meltdown: Unmap kernel addresses from user space



- OS software fix for **faulty hardware** ( $\leftrightarrow$  future CPUs)
  - Unmap kernel from user *virtual address space*
- Unauthorized physical addresses **out-of-reach** (~cookie jar)



Gruss et al. "KASLR is dead: Long live KASLR", ESSoS 2017 [GLS<sup>+</sup>17]





inside™



inside™



inside™

## Meltdown melted down everything, except for one thing

“[enclaves] remain [protected and completely secure](#)”

— *International Business Times, February 2018*

ANJUNA'S SECURE-RUNTIME CAN PROTECT CRITICAL APPLICATIONS  
AGAINST THE MELTDOWN ATTACK USING ENCLAVES

“[enclave memory accesses] redirected to an [abort page](#), which has no value”

— *Anjuna Security, Inc., March 2018*

## Rumors: Meltdown immunity for SGX enclaves?



W. W. W. W. W. W. SECURITY BREACHES 01.10.18

### SPECTRE-LIKE FLAW UNDERMINES INTEL PROCESSORS' MOST SECURE ELEMENT

I'M SURE THIS WON'T BE THE LAST SUCH PROBLEM —

Intel's SGX blown wide open by, you guessed it, a speculative execution attack

Speculative execution attacks truly are the gift that keeps on giving.

<https://wired.com> and <https://arstechnica.com>

# Building Foreshadow



1. Cache secrets in L1




2. Unmap page table entry



3. Execute Meltdown

# Building Foreshadow



1. Cache secrets in L1



2. Unmap [page table](#) entry



3. Execute [Meltdown](#)

L1 terminal fault challenges



**Foreshadow can read unmapped physical addresses from the cache (!)**

## Challenge: Reading unmapped secrets with Foreshadow



### Untrusted world view

- Enclaved memory reads 0xFF



### Intra-enclave view

- Access enclaved + unprotected memory

## Challenge: Reading unmapped secrets with Foreshadow



### Untrusted world view

- Enclaved memory reads 0xFF



### Intra-enclave view

- Access enclaved + unprotected memory
- SGXpectre in-enclave code abuse

# Challenge: Reading unmapped secrets with Foreshadow



## Untrusted world view

- Enclaved memory reads 0xFF
- Meltdown “bounces back” (~ mirror)



## Intra-enclave view

- Access enclaved + unprotected memory
- SGXpectre in-enclave code abuse




# Building Foreshadow: Evade SGX abort page semantics

**Note:** SGX MMU sanitizes *untrusted* address translation




# Building Foreshadow: Evade SGX abort semantics

**Meltdown:** (Transient) accesses in non-enclave mode are dropped




# Building Foreshadow: Evade SGX abort page semantics

**Foreshadow:** Bypass abort page via *untrusted* page table




## Foreshadow-NG: Breaking the virtual memory abstraction




**L1 cache design:** Virtually-indexed, physically-tagged

## Foreshadow-NG: Breaking the virtual memory abstraction




**Page fault:** Early-out address translation

# Foreshadow-NG: Breaking the virtual memory abstraction




**L1-Terminal Fault:** match *unmapped physical address* (!)

# Foreshadow-NG: Breaking the virtual memory abstraction



**Foreshadow-SGX:** bypass enclave isolation


# Foreshadow-NG: Breaking the virtual memory abstraction



**Foreshadow-VMM:** bypass virtual machine isolation



## Mitigating Foreshadow



1. Cache secrets in L1




2. Unmap [page table](#) entry



3. Execute [Meltdown](#)

# Mitigating Foreshadow



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown

Future CPUs  
(silicon-based changes)

# Mitigating Foreshadow



1. Cache secrets in L1



2. Unmap page table entry

OS kernel updates  
(sanitize page frame bits)



3. Execute Meltdown

# Mitigating Foreshadow



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown

Intel microcode updates

⇒ **Flush L1** cache on enclave/VMM exit + **disable HyperThreading**

<https://software.intel.com/security-software-guidance/software-guidance/l1-terminal-fault>

## Mitigating Foreshadow/L1TF: Hardware-software cooperation

```
jo@gropius:~$ uname -svp
Linux #41~16.04.1-Ubuntu SMP Wed Oct 10 20:16:04 UTC 2018 x86_64

jo@gropius:~$ cat /proc/cpuinfo | grep "model name" -m1
model name      : Intel(R) Core(TM) i7-6500U CPU @ 2.50GHz

jo@gropius:~$ cat /proc/cpuinfo | egrep "meltdown|l1tf" -m1
bugs            : cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf

jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/meltdown | grep "Mitigation"
Mitigation: PTI

jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/l1tf | grep "Mitigation"
Mitigation: PTE Inversion; VMX: conditional cache flushes, SMT vulnerable

jo@gropius:~$ █
```



MELTDOWN



FORESHADOW



## Some good news?

**A lingering risk:** Because Foreshadow, Spectre, and Meltdown are all hardware-based flaws, there's no guaranteed fix short of swapping out the chips. But security experts say the weaknesses are incredibly hard to exploit and that there's no evidence so far to suggest this year's chipocalypse has led to a hacking spree. Still, if your computer offers you an urgent software upgrade, be sure to take it immediately.

<https://www.technologyreview.com/the-download/611879/intels-foreshadow-flaws-are-the-latest-sign-of-the-chipocalypse/>

For the latest Intel security news, please visit [security newsroom](#).

For all others, visit the [Intel Security Center](#) for the latest security information.

L1TF is a highly sophisticated attack method, and today, Intel is not aware of any reported real-world exploits.

<https://www.intel.com/content/www/us/en/architecture-and-technology/l1tf.html>

Some good news?



## Azure confidential computing: Microsoft boosts security for cloud data

Microsoft is rolling out new secure enclave technology for protecting data in use.



By Lam King | September 28, 2017 | 3:25 PM | 11117 Views | [Open Cloud](#)

<https://www.zdnet.com/article/azure-confidential-computing-microsoft-boosts-security-for-cloud-data/>



Some good news?



## Azure confidential computing: Microsoft boosts security for cloud data

Microsoft is rolling out new secure enclave technology for protecting data in use.



By Sam King | September 28, 2017 | 3:25 PM | 11117 Views | [Open Cloud](#)

<https://www.zdnet.com/article/azure-confidential-computing-microsoft-boosts-security-for-cloud-data/>

# Foreshadow fallout: Dismantling the SGX ecosystem

Remote attestation and secret provisioning

Challenge-response to prove **enclave identity**



## Foreshadow fallout: Dismantling the SGX ecosystem

### CPU-level key derivation

Intel == trusted 3th party (shared **CPU master secret**)



# Foreshadow fallout: Dismantling the SGX ecosystem

## CPU-level key derivation


Intel == trusted 3th party (shared **CPU master secret**)



# Foreshadow fallout: Dismantling the SGX ecosystem

Fully anonymous attestation


Intel Enhanced Privacy ID (EPID) **group signatures** 😊



# Foreshadow fallout: Dismantling the SGX ecosystem

## The dark side of anonymous attestation

Single **compromised EPID key** affects millions of devices ... ☹️



# Foreshadow fallout: Dismantling the SGX ecosystem

## EPID key extraction with Foreshadow

Active **man-in-the-middle**: read + modify all local and remote secrets (!)





inside™




inside™



inside™



## Spectre v1: Speculative buffer over-read




```
if (idx < LEN)
{
  s = buffer[idx];
  t = lookup[s];
  ...
}
```

---

- Programmer *intention*: never access out-of-bounds memory


## Spectre v1: Speculative buffer over-read



```
if (idx < LEN)
{
  s = buffer[idx];
  t = lookup[s];
  ...
}
```

- Programmer *intention*: never access out-of-bounds memory
- Branch can be mistrained to **speculatively** (i.e., ahead of time) execute with  $idx \geq LEN$  in the **transient world**


## Spectre v1: Speculative buffer over-read



```
if (idx < LEN)
{
  s = buffer[idx];
  t = lookup[s];
  ...
}
```

- Programmer *intention*: never access out-of-bounds memory
- Branch can be mistrained to **speculatively** (i.e., ahead of time) execute with  $idx \geq LEN$  in the **transient world**
- **Side-channels** leak out-of-bounds secrets to the **real world**

## Mitigating Spectre v1: Inserting speculation barriers




- Programmer *intention*: never access out-of-bounds memory

---

```
if (idx < LEN)
{
    s = buffer[idx];
    t = lookup[s];
    ...
}
```

---

## Mitigating Spectre v1: Inserting speculation barriers




```
if (idx < LEN)
{
  asm("lfence\n\t");
  s = buffer[idx];
  t = lookup[s];
  ...
}
```

---

- Programmer *intention*: never access out-of-bounds memory
- Insert **speculation barrier** to tell the CPU to halt the transient world until *idx* got evaluated ↔ performance 😞

## Mitigating Spectre v1: Inserting speculation barriers



---

```
if (idx < LEN)
{
  asm("lfence\n\t");
  s = buffer[idx];
  t = lookup[s];
  ...
}
```

---

- Programmer *intention*: never access out-of-bounds memory
- Insert **speculation barrier** to tell the CPU to halt the transient world until *idx* got evaluated ↔ performance 😞
- Huge error-prone **manual effort**, no reliable automated compiler approaches yet. . .



# index : kernel/git/torvalds/linux.git

Linux kernel source tree

master

switch

Linux Tor


about summary refs **log** tree commit diff stats

log msg

diff

search

Age	Commit message (Expand)	Author	Files	Lines
3 days	Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net	Linus Torvalds	56	-274/+793
4 days	vhost: Fix Spectre-v2 vulnerability	Jason Wang	1	-0/+2
2018-10-19	Merge tag 'usb-4.19-final' of git://git.kernel.org/pub/scm/linux/kernel/git/g...	Greg Kroah-Hartman	7	-27/+65
2018-10-19	Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net	Greg Kroah-Hartman	57	-187/+253
2018-10-19	Merge tag 'for-gkh' of git://git.kernel.org/pub/scm/linux/kernel/git/rdma/rdma	Greg Kroah-Hartman	2	-0/+6
2018-10-17	ptp: fix Spectre-v2 vulnerability	Gustavo A. R. Silva	1	-0/+4
2018-10-17	usb: gadget: storage: Fix Spectre-v2 vulnerability	Gustavo A. R. Silva	1	-0/+3
2018-10-16	RDMA/ucma: Fix Spectre-v2 vulnerability	Gustavo A. R. Silva	1	-0/+3
2018-10-16	IB/ucm: Fix Spectre-v2 vulnerability	Gustavo A. R. Silva	1	-0/+3
2018-09-25	Merge tag 'tty-4.19-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...	Greg Kroah-Hartman	6	-7/+30
2018-09-18	tty: vt_ioctl: fix potential Spectre-v2	Gustavo A. R. Silva	1	-0/+4
2018-09-14	Merge tag 'char-misc-4.19-rc4' of git://git.kernel.org/pub/scm/linux/kernel/g...	Linus Torvalds	10	-34/+73
2018-09-12	Merge tag 'pci-v4.19-fixes-1' of git://git.kernel.org/pub/scm/linux/kernel/gi...	Linus Torvalds	8	-25/+41
2018-09-12	misc: hmc6352: fix potential Spectre-v2	Gustavo A. R. Silva	1	-0/+2
2018-09-11	switchtec: Fix Spectre-v2 vulnerability	Gustavo A. R. Silva	1	-0/+4
2018-08-29	Merge tag 'hwmon-for-linux-v4.19-rc2' of git://git.kernel.org/pub/scm/linux/k...	Linus Torvalds	5	-12/+32
2018-08-26	hwmon: (nct6775) fix potential Spectre-v2	Gustavo A. R. Silva	1	-0/+2
2018-08-17	Merge tag 'drm-next-2018-08-17' of git://anongit.freedesktop.org/drm/drm	Linus Torvalds	44	-156/+346





- ⇒ New class of **transient execution** attacks
- ⇒ Importance of fundamental **side-channel research**
- ⇒ Security **cross-cuts** the system stack: hardware, hypervisor, kernel, compiler, application



# References I



C. Canella, J. Van Bulck, M. Schwarz, M. Lipp, B. von Berg, P. Ortner, F. Piessens, D. Evtushkin, and D. Gruss.  
A systematic evaluation of transient execution attacks and defenses.  
*arXiv preprint arXiv:1811.05441*, 2018.



D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, and S. Mangard.  
KASLR is dead: Long live KASLR.  
In *International Symposium on Engineering Secure Software and Systems*, pp. 161–176. Springer, 2017.



P. Kocher, J. Horn, A. Fogh, , D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom.  
Spectre attacks: Exploiting speculative execution.  
In *Proceedings of the 40th IEEE Symposium on Security and Privacy (S&P'19)*, 2019.



M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg.  
Meltdown: Reading kernel memory from user space.  
In *Proceedings of the 27th USENIX Security Symposium (USENIX Security 18)*, 2018.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.  
Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.  
In *Proceedings of the 27th USENIX Security Symposium*. USENIX Association, August 2018.



O. Weisse, J. Van Bulck, M. Minkin, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, R. Strackx, T. F. Wenisch, and Y. Yarom.  
Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution.  
*Technical Report <https://foreshadowattack.eu/>*, 2018.