Beyond Controlled-Channel Attacks: Information Leakage from Elementary CPU Behavior

Jo Van Bulck Raoul Strackx Frank Piessens

imec-DistriNet, KU Leuven, June 20, 2017

Distributed Trust Workshop on Data Protection and Privacy

Road Map



- 2 Basic Attack
- 3 Sancus PMA
- 4 Intel SGX
- 5 Conclusions

1 / 17







Root Access 'Exploit' Affecting 1 BILLION Android Devices

thehackernews.com/2015/10/windows-patch-update.html

thehackernews.com/2016/03/android-root-hack.html



 $\tt the hackernews.com/2017/02/linux-kernel-local-root.html$



thehackernews.com/2015/04/ rootpipe-mac-os-x-vulnerability.html

Motivation: Application Attack Surface



https://software.intel.com/en-us/articles/intel-software-guard-extensions-tutorial-part-1-foundation

Motivation: Application Attack Surface



 ${\tt https://software.intel.com/en-us/articles/intel-software-guard-extensions-tutorial-part-1-foundation}$

Layered architecture \leftrightarrow hardware-only TCB

Jo Van Bulck et al.

Motivation: Application Attack Surface



 ${\tt https://software.intel.com/en-us/articles/intel-software-guard-extensions-tutorial-part-1-foundation}$

Untrusted OS \rightarrow new class of powerful side-channels

Jo Van Bulck et al.

Side-Channel Attack Principle



Source: https://commons.wikimedia.org/wiki/File:WinonaSavingsBankVault.JPG

Jo Van Bulck et al.

Beyond Controlled-Channel Attacks

Distributed Trust Workshop June 2017 4 / 17

Side-Channel Attack Principle



Source: https://flic.kr/p/69sHDa

Road Map











Fetch-Decode-Execute CPU Operation



Fetch-Decode-Execute CPU Operation

Note: IRQ only served after current instruction has completed



Wait a Cycle ...

\Rightarrow IRQ latency leaks instruction execution time (!)



Interrupt Latency as a Side-Channel



Road Map









5 Conclusions

Sancus Protected Module Architecture

| Memory | y |
|--------|---|
|--------|---|

| $\mathrm{SM}_\mathrm{A}\mathrm{Code}$ | |
|---------------------------------------|------------|
| | |
| SM _A Data | call stack |
| | |

Low-cost embedded processor:

- IoT device: no pipeline/cache/MMU
- Extended **openMSP430** instruction set
- SM isolation/authentication primitives

Sancus Protected Module Architecture

Memory



Low-cost embedded processor:

- IoT device: no pipeline/cache/MMU
- Extended **openMSP430** instruction set
- SM isolation/authentication primitives

Secure interrupts:

- HW-level **interrupt engine** saves and clears CPU registers
- Multithreading SW extensions

Noorman et al.: "Sancus 2.0: A low-cost security architecture for IoT devices", TOPS 2017 [NVBM⁺17]. Koeberl et al.: "Trustlite: A security architecture for tiny embedded devices", EuroSys 2014 [KSSV14]. De Clercq et al.: "Secure interrupts on low-end microcontrollers", ASAP 2014 [DCPSV14]. Van Bulck et al.: "Towards availability and real-time guarantees for protected module architectures", MASS 2016 [VBNMP16].

















Road Map











Intel SGX Helicopter View



https://software.intel.com/en-us/sgx/details

- Protected enclave in application's virtual address space
- **x86** CPU: ∃ pipeline, cache, out-of-order execution, . . .
- Secure interrupt hardware mechanism: AEX/ERESUME

Goal: single-step through SGX enclave: interrupt each instruction sequentially and record corresponding *IRQ latency trace*

enclave



enclave



















Configuring the Timer Interrupt

 \Rightarrow RDRAND execution time >> cycles to complete ERESUME



Microbenchmarks: x86 Latency Distributions

Note: IRQ latency leaks *interrupted instruction type*



Microbenchmarks: Data Caching Behavior

Note: IRQ latency leaks *micro-architectural cache state*



Jo Van Bulck et al.

Microbenchmarks: Address Translation Latency

Note: IRQ latency leaks *memory page accesses*



Jo Van Bulck et al.

Distributed Trust Workshop June 2017 14 / 17

Macrobenchmark: Modular Exponentiation

```
function SQUARE_AND_MULTIPLY(c,d,e,n)
    r \leftarrow rand()
    c \leftarrow c * r^e \mod n
    m \leftarrow 1
    for most to least significant bit b in d do
        m \leftarrow m^2 \mod n
        if b then
             m \leftarrow m * c \mod n
        end if
    end for
    return m * r^{-1} \mod n
end function
```



• "X-ray" extracted from a single dummy RSA decryption



• "X-ray" extracted from a single **dummy RSA decryption**

• **Distinct instructions** for stack canary + blinding: RDRAND



- "X-ray" extracted from a single dummy RSA decryption
- Distinct instructions for stack canary + blinding: RDRAND
- Sharply defined algorithm phases



- "X-ray" extracted from a single dummy RSA decryption
- **Distinct instructions** for stack canary + blinding: RDRAND
- Sharply defined algorithm phases
- Full 16-bit key recovery



Flush page table entry for global variable accessed every loop iteration

Jo Van Bulck et al.

Beyond Controlled-Channel Attacks

Distributed Trust Workshop June 2017 16 / 17

Road Map





3 Sancus PMA





Conclusion

\Rightarrow (First) remote side-channel for embedded + high-end trusted computing hardware

Conclusion

 \Rightarrow (First) remote side-channel for embedded + high-end trusted computing hardware

IRQ latency trace reveals micro-architectural behavior:

- Lots of *noise/non-determinism* on modern CPUs
- Abuse subtle timing differences with machine learning?

Conclusion

 \Rightarrow (First) remote side-channel for embedded + high-end trusted computing hardware

IRQ latency trace reveals micro-architectural behavior:

- Lots of *noise/non-determinism* on modern CPUs
- Abuse subtle timing differences with machine learning?

Defense techniques:

- Eliminate secret-dependent control flow \leftrightarrow practice
- Sancus secure *hardware patch* to mask IRQ latency

Thank you! Questions?

References I

A. Baumann, M. Peinado, and G. Hunt.

Shielding applications from an untrusted cloud with Haven.

In 11th USENIX Symposium on Operating Systems Design and Implementation, pp. 267–283. USENIX Association, 2014.



V. Costan, I. Lebedev, and S. Devadas.

Sanctum: Minimal hardware extensions for strong software isolation. In 25th USENIX Security Symposium, pp. 857–874. USENIX Association, 2016.



B. Coppens, I. Verbauwhede, K. De Bosschere, and B. De Sutter.

Practical mitigations for timing-based side-channel attacks on modern x86 processors. In 2009 IEEE Symposium on Security and Privacy, pp. 45–60. IEEE, 2009.



R. De Clercq, F. Piessens, D. Schellekens, and I. Verbauwhede.

Secure interrupts on low-end microcontrollers.

In Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference on, pp. 147–152. IEEE, 2014.



P. Koeberl, S. Schulz, A.-R. Sadeghi, and V. Varadharajan.

TrustLite: A security architecture for tiny embedded devices.

In Proceedings of the Ninth European Conference on Computer Systems, pp. 10:1-10:14. ACM, 2014.



F. McKeen, I. Alexandrovich, A. Berenzon, C. V. Rozas, H. Shafi, V. Shanbhogue, and U. R. Savagaonkar.

Innovative instructions and software model for isolated execution.

In Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, pp. 10:1–10:1. ACM, 2013.

References II

| | - | |
|--|---|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

P. Maene, J. Götzfried, R. de Clercq, T. Müller, F. Freiling, and I. Verbauwhede. Hardware-based trusted computing architectures for isolation and attestation. *IEEE Transactions on Computers*, (99), 2017.





S. Shinde, Z. L. Chua, V. Narayanan, and P. Saxena.

Preventing page faults from telling your secrets.

In Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security, ASIA CCS '16, pp. 317–328. ACM, 2016.



M. Schwarz, S. Weiser, D. Gruss, C. Maurice, and S. Mangard.

Malware guard extension: Using SGX to conceal cache attacks. In Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA), DIMVA, 2017.



J. Van Bulck, J. Noorman, J. T. Mühlberg, and F. Piessens.

Towards availability and real-time guarantees for protected module architectures. In MODULARITY Companion Proceedings '16, pp. 146–151, New York, 2016. ACM.

Y. Xu, W. Cui, and M. Peinado.

Controlled-channel attacks: Deterministic side channels for untrusted operating systems. In 2015 IEEE Symposium on Security and Privacy, pp. 640–656. IEEE, 2015.

19 / 17

Sancus: Configuring Timer IRQ

 \Rightarrow Near-exact copy "spy" SM to leak intermediary timings

| 9760 | | 9762 | | | | | |
|--------|--------|----------------|--------|--------|--------|--|--|
| JNE | | MOV x(r4), r12 | | | IRQ 8 | | |
| | AMD | SRC_AD | SRC_RD | EXEC | IRQ_0 | | |
| | | | | | | | |
| 781 | (782 | θ | 1 | 2 | 3 | | |
| 200290 | 200291 | 200292 | 200293 | 200294 | 200295 | | |

[main] spy SM execution time report:

738 | first key comparison 233 | reti if to subsequent comparison 208 | reti else to subsequent comparison

```
[main] enter secure PIN...
    [isr] key '3' was pressed!
    [isr] key '5' was pressed!
```

Intel SGX: Reducing Noise

- BIOS Maximize **execution time predictability:** disable Hyper-Threading, C-States, TurboBoost, SpeedStep
- Hardware "sub-cycle accurate" APIC TSC-deadline timer

